Table 2-1. CPUID Signature Values of DisplayFamily DisplayModel (Contd.)

| DisplayFamily_DisplayModel             | Processor Families/Processor Number Series   |
|--|--|
| 06_36H                                 | Intel Atom processor S1000 Series  |
| 06_1CH, 06_26H, 06_27H, 06_35H, 06_36H | Intel Atom processor family, Intel Atom processor D2000, N2000, E2000, Z2000, C1000 series             |
| OF_06H                                 | Intel Xeon processor 7100, 5000 Series, Intel Xeon Processor MP, Intel Pentium 4, Pentium D processors |
| 0F_03H, 0F_04H                         | Intel Xeon processor, Intel Xeon processor MP, Intel Pentium 4, Pentium D processors                   |
| 06_09H                                 | Intel Pentium M processor  |
| 0F_02H                                 | Intel Xeon Processor, Intel Xeon processor MP, Intel Pentium 4 processors                              |
| 0F_0H, 0F_01H                          | Intel Xeon Processor, Intel Xeon processor MP, Intel Pentium 4 processors                              |
| 06_7H, 06_08H, 06_0AH,<br>06_0BH       | Intel Pentium III Xeon processor, Intel Pentium III processor  |
| 06_03H, 06_05H                         | Intel Pentium II Xeon processor, Intel Pentium II processor  |
| 06_01H                                 | Intel Pentium Pro processor  |
| 05_01H, 05_02H, 05_04H                 | Intel Pentium processor, Intel Pentium processor with MMX Technology                                   |

The Intel® Quark™ SoC X1000 processor can be identified by the signature of DisplayFamily\_DisplayModel = 05\_09H and SteppingID = 0

## 2.1 ARCHITECTURAL MSRS

Many MSRs have carried over from one generation of IA-32 processors to the next and to Intel 64 processors. A subset of MSRs and associated bit fields, which do not change on future processor generations, are now considered architectural MSRs. For historical reasons (beginning with the Pentium 4 processor), these "architectural MSRs" were given the prefix "IA32\_". Table 2-2 lists the architectural MSRs, their addresses, their current names, their names in previous IA-32 processors, and bit fields that are considered architectural. MSR addresses outside Table 2-2 and certain bit fields in an MSR address that may overlap with architectural MSR addresses are model-specific. Code that accesses a model-specific MSR and that is executed on a processor that does not support that MSR will generate an exception.

Architectural MSR or individual bit fields in an architectural MSR may be introduced or transitioned at the granularity of certain processor family/model or the presence of certain CPUID feature flags. The right-most column of Table 2-2 provides information on the introduction of each architectural MSR or its individual fields. This information is expressed either as signature values of "DF DM" (see Table 2-1) or via CPUID flags.

Certain bit field position may be related to the maximum physical address width, the value of which is expressed as "MAXPHYADDR" in Table 2-2. "MAXPHYADDR" is reported by CPUID.8000\_0008H leaf.

MSR address range between 40000000H - 4000FFFFH is marked as a specially reserved range. All existing and future processors will not implement any features using any MSR in this range.

Table 2-2. IA-32 Architectural MSRs

| -   | gister<br>dress | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description   | Comment                       |
|-----|-----------------|--|---|-------------------------------|
| Hex | Decimal         |  |   |                               |
| OH  | 0               | IA32_P5_MC_ADDR (P5_MC_ADDR)                             | See Section 2.23, "MSRs in Pentium Processors."                     | Pentium Processor<br>(05_01H) |
| 1H  | 1               | IA32_P5_MC_TYPE (P5_MC_TYPE)                             | See Section 2.23, "MSRs in Pentium Processors."                     | DF_DM = 05_01H                |
| 6H  | 6               | IA32_MONITOR_FILTER_SIZE                                 | See Section 9.10.5, "Monitor/Mwait<br>Address Range Determination." | 0F_03H                        |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|     | gister<br>dress | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description  | Comment   |
|-----|-----------------|--|--|---|
| Hex | Decimal         |  |  |   |
| 10H | 16              | IA32_TIME_STAMP_COUNTER (TSC)                            | See Section 18.17, "Time-Stamp Counter."   | 05_01H  |
| 17H | 23              | IA32_PLATFORM_ID<br>(MSR_PLATFORM_ID)                    | Platform ID (R/O) The operating system can use this MSR to determine "slot" information for the processor and the proper microcode update to load.   | 06_01H  |
|     |                 | 49:0   | Reserved   |   |
|     |                 | 52:50  | Platform Id (R/O) Contains information concerning the intended platform for the processor.  52 51 50 0 0 0 Processor Flag 0 0 0 1 Processor Flag 1 0 1 0 Processor Flag 2 0 1 1 Processor Flag 3 1 0 0 Processor Flag 4 1 0 1 Processor Flag 5 1 1 0 Processor Flag 6 1 1 1 Processor Flag 7 |   |
|     |                 | 63:53  | Reserved   |   |
| 1BH | 27              | IA32_APIC_BASE<br>(APIC_BASE)                            | This register holds the APIC base address, permitting the relocation of the APIC memory map. See Section 11.4.4, "Local APIC Status and Location," and Section 11.4.5, "Relocating the Local APIC Registers."  | 06_01H  |
|     |                 | 7:0  | Reserved   |   |
|     |                 | 8  | BSP flag (R/W)   |   |
|     |                 | 9  | Reserved   |   |
|     |                 | 10   | Enable x2APIC mode.  | 06_1AH  |
|     |                 | 11   | APIC Global Enable (R/W)   |   |
|     |                 | (MAXPHYADDR - 1):12                                      | APIC Base (R/W)  |   |
|     |                 | 63: MAXPHYADDR   | Reserved   |   |
| ЗАН | 58              | IA32_FEATURE_CONTROL                                     | Control Features in Intel 64 Processor (R/W)   | If any one enumeration condition for defined bit field holds. |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|     | gister<br>dress | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description   | Comment   |
|-----|-----------------|--|---|---|
| Hex | Decimal         |  |   |   |
|     |                 | 0  | Lock bit (R/WO): (1 = locked).  When set, locks this MSR from being written; writes to this bit will result in GP(0).   | If any one enumeration condition for defined bit field position greater than bit 0 holds. |
|     |                 |  | Note: Once the Lock bit is set, the contents of this register cannot be modified. Therefore the lock bit must be set after configuring support for Intel Virtualization Technology and prior to transferring control to an option ROM or the OS. Hence, once the Lock bit is set, the entire IA32_FEATURE_CONTROL contents are preserved across RESET when PWRGOOD is not deasserted. |   |
|     |                 | 1  | Enable VMX inside SMX operation (R/WL) This bit enables a system executive to use VMX in conjunction with SMX to support Intel® Trusted Execution Technology.   | If CPUID.01H:ECX[5] = 1<br>&& CPUID.01H:ECX[6] = 1  |
|     |                 |  | BIOS must set this bit only when the CPUID function 1 returns VMX feature flag and SMX feature flag set (ECX bits 5 and 6 respectively).  |   |
|     |                 | 2  | Enable VMX outside SMX operation (R/WL) This bit enables VMX for a system executive that does not require SMX. BIOS must set this bit only when the CPUID   | If CPUID.01H:ECX[5] = 1   |
|     |                 |  | function 1 returns the VMX feature flag set (ECX bit 5).  |   |
|     |                 | 7:3  | Reserved  |   |
|     |                 | 14:8   | SENTER Local Function Enables (R/WL)<br>When set, each bit in the field represents<br>an enable control for a corresponding<br>SENTER function. This field is supported<br>only if CPUID.1:ECX.[bit 6] is set.  | If CPUID.01H:ECX[6] = 1   |
|     |                 | 15   | SENTER Global Enable (R/WL)  This bit must be set to enable SENTER leaf functions. This bit is supported only if CPUID.1:ECX.[bit 6] is set.  | If CPUID.01H:ECX[6] = 1   |
|     |                 | 16   | Reserved  |   |
|     |                 | 17   | SGX Launch Control Enable (R/WL)  | If CPUID.(EAX=07H,  |
|     |                 |  | This bit must be set to enable runtime reconfiguration of SGX Launch Control via the IA32_SGXLEPUBKEYHASHn MSR.   | ECX=0H): ECX[30] = 1  |
|     |                 | 18   | SGX Global Enable (R/WL) This bit must be set to enable SGX leaf functions.   | If CPUID.(EAX=07H,<br>ECX=0H): EBX[2] = 1   |
|     |                 | 19   | Reserved  |   |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|     | gister<br>dress | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description  | Comment  |  |  |  |  |   |  |  |
|-----|-----------------|--|--|--|--|--|--|--|---|--|--|
| Hex | Decimal         |  |  |  |  |  |  |  |   |  |  |
|     |                 | 20   | LMCE On (R/WL) When set, system software can program the MSRs associated with LMCE to configure delivery of some machine check exceptions to a single logical processor.   | If IA32_MCG_CAP[27] = 1  |  |  |  |  |   |  |  |
|     |                 | 63:21  | Reserved   |  |  |  |  |  |   |  |  |
| 3BH | 59              | IA32_TSC_ADJUST  | Per Logical Processor TSC Adjust (R/Write to clear)  | If CPUID.(EAX=07H,<br>ECX=0H): EBX[1] = 1  |  |  |  |  |   |  |  |
|     |                 | 63:0   | THREAD_ADJUST Local offset value of the IA32_TSC for a logical processor. Reset value is zero. A write to IA32_TSC will modify the local offset in IA32_TSC_ADJUST and the content of IA32_TSC, but does not affect the internal invariant TSC hardware. |  |  |  |  |  |   |  |  |
| 48H | 72              | IA32_SPEC_CTRL   | Speculation Control (R/W) The MSR bits are defined as logical processor scope. On some core implementations, the bits may impact sibling logical processors on the same core. This MSR has a value of 0 after reset and is unaffected by INIT# or SIPI#. | If any one of the<br>enumeration conditions for<br>defined bit field positions<br>holds. |  |  |  |  |   |  |  |
|     |                 | 0  | Indirect Branch Restricted Speculation (IBRS). Restricts speculation of indirect branch.   | If CPUID.(EAX=07H,<br>ECX=0):EDX[26]=1   |  |  |  |  |   |  |  |
|     |                 | 1  | Single Thread Indirect Branch Predictors (STIBP). Prevents indirect branch predictions on all logical processors on the core from being controlled by any sibling logical processor in the same core.  | If CPUID.(EAX=07H,<br>ECX=0):EDX[27]=1   |  |  |  |  |   |  |  |
|     |                 |  |  |  |  |  |  |  | 2 | Speculative Store Bypass Disable (SSBD) delays speculative execution of a load until the addresses for all older stores are known. | If CPUID.(EAX=07H,<br>ECX=0):EDX[31]=1 |
|     |                 | 3  | IPRED_DIS_U If 1, enables IPRED_DIS control for CPL3.  | If CPUID.(EAX=07H,<br>ECX=2):EDX[1]=1  |  |  |  |  |   |  |  |
|     |                 | 4  | IPRED_DIS_S If 1, enables IPRED_DIS control for CPL0/1/2.  | If CPUID.(EAX=07H,<br>ECX=2):EDX[1]=1  |  |  |  |  |   |  |  |
|     |                 | 5  | RRSBA_DIS_U If 1, disables RRSBA behavior for CPL3.  | If CPUID.(EAX=07H,<br>ECX=2):EDX[2]=1  |  |  |  |  |   |  |  |
|     |                 | 6  | RRSBA_DIS_S If 1, disables RRSBA behavior for CPL0/1/2.  | If CPUID.(EAX=07H,<br>ECX=2):EDX[2]=1  |  |  |  |  |   |  |  |

Table 2-2. IA-32 Architectural MSRs (Contd.)

| Register<br>Address |         | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description  | Comment   |
|---------------------|---------|--|--|---|
| Hex                 | Decimal |  |  |   |
|                     |         | 7  | PSFD If 1, disables Fast Store Forwarding Predictor. Note that setting bit 2 (SSBD) also disables this.  | If CPUID.(EAX=07H,<br>ECX=2):EDX[0]=1                         |
|                     |         | 8  | DDPD_U  If 1, disables the Data Dependent Prefetcher that examines data values in memory while CPL = 3. Note that setting bit 2 (SSBD) also disables this. | If CPUID.(EAX=07H,<br>ECX=2):EDX[3]=1                         |
|                     |         | 9  | Reserved   |   |
|                     |         | 10   | BHI_DIS_S When '1, enables BHI_DIS_S behavior.   | If CPUID.(EAX=07H,<br>ECX=2):EDX[4]=1                         |
|                     |         | 63:11  | Reserved   |   |
| 49H                 | 73      | IA32_PRED_CMD  | Prediction Command (WO)  | If any one of the   |
|                     |         |  | Gives software a way to issue commands that affect the state of predictors.  | enumeration conditions for defined bit field positions holds. |
|                     |         | 0  | Indirect Branch Prediction Barrier (IBPB)  | If CPUID.(EAX=07H,<br>ECX=0):EDX[26]=1                        |
|                     |         | 63:1   | Reserved   |   |
| 4EH                 | 78      | IA32_PPIN_CTL  | Protected Processor Inventory Number<br>Enable Control (R/W)   | If CPUID.(EAX=07H,<br>ECX=01H):EBX[0]=1 <sup>1</sup>          |
|                     |         | 0  | LockOut (R/WO)   |   |
|                     |         |  | If 0, indicates that further writes to IA32_PPIN_CTL is allowed.   |   |
|                     |         |  | If 1, indicates that further writes to IA32_PPIN_CTL is disallowed. Writing 1 to this bit is only permitted if the Enable_PPIN bit is clear.               |   |
|                     |         |  | The Privileged System Software Inventory Agent should read IA32_PPIN_CTL[bit 1] to determine if IA32_PPIN is accessible.                                   |   |
|                     |         |  | The Privileged System Software Inventory Agent is not expected to write to this MSR.   |   |
|                     |         | 1  | Enable_PPIN (R/W)  |   |
|                     |         |  | If 1, indicates that IA32_PPIN is accessible using RDMSR.  |   |
|                     |         |  | If 0, indicates that IA32_PPIN is inaccessible using RDMSR. Any attempt to read IA32_PPIN will cause #GP.  |   |
|                     |         | 63:2   | Reserved   |   |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|     | gister<br>dress | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description   | Comment  |
|-----|-----------------|--|---|--|
| Hex | Decimal         |  |   |  |
| 4FH | 79              | IA32_PPIN  | Protected Processor Inventory Number (R/O)  | If CPUID.(EAX=07H,<br>ECX=01H):EBX[0]=1 <sup>1</sup> |
|     |                 | 63:0   | Protected Processor Inventory Number (R/O)  |  |
|     |                 |  | A unique value within a given CPUID family/model/stepping signature that a privileged inventory initialization agent can access to identify each physical processor, when access to IA32_PPIN is enabled. Access to IA32_PPIN is permitted only if IA32_PPIN_CTL[bits 1:0] = '10b'. |  |
| 79H | 121             | IA32_BIOS_UPDT_TRIG                                      | BIOS Update Trigger (W)   | 06_01H   |
|     |                 | (BIOS_UPDT_TRIG)   | Executing a WRMSR instruction to this MSR causes a microcode update to be loaded into the processor. See Section 10.11.6, "Microcode Update Loader."  |  |
|     |                 |  | A processor may prevent writing to this MSR when loading guest states on VM entries or saving guest states on VM exits.   |  |
| 8BH | 139             | IA32_BIOS_SIGN_ID  | BIOS Update Signature (R/W)   | 06_01H   |
|     |                 | (BIOS_SIGN/BBL_CR_D3)                                    | Returns the microcode update signature following the execution of CPUID.01H.  |  |
|     |                 |  | A processor may prevent writing to this MSR when loading guest states on VM entries or saving guest states on VM exits.   |  |
|     |                 | 31:0   | Reserved  |  |
|     |                 | 63:32  | It is recommended that this field be pre-<br>loaded with zero prior to executing CPUID.   |  |
|     |                 |  | If the field remains zero following the execution of CPUID, this indicates that no microcode update is loaded. Any non-zero value is the microcode update signature.  |  |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|     | gister<br>dress | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description  | Comment   |
|-----|-----------------|--|--|---|
| Hex | Decimal         |  |  |   |
| 8CH | 140             | IA32_SGXLEPUBKEYHASH0                                    | IA32_SGXLEPUBKEYHASH[63:0] (R/W) Bits 63:0 of the SHA256 digest of the SIGSTRUCT.MODULUS for SGX Launch Enclave. On reset, the default value is the digest of Intel's signing key.       |   |
| 8DH | 141             | IA32_SGXLEPUBKEYHASH1                                    | IA32_SGXLEPUBKEYHASH[127:64] (R/W) Bits 127:64 of the SHA256 digest of the SIGSTRUCT.MODULUS for SGX Launch Enclave. On reset, the default value is the digest of Intel's signing key.   | Read permitted If CPUID.(EAX=12H,ECX=0H): EAX[0]=1 && CPUID.(EAX=07H, ECX=0H):ECX[30]=1. Write permitted if       |
| 8EH | 142             | IA32_SGXLEPUBKEYHASH2                                    | IA32_SGXLEPUBKEYHASH[191:128] (R/W) Bits 191:128 of the SHA256 digest of the SIGSTRUCT.MODULUS for SGX Launch Enclave. On reset, the default value is the digest of Intel's signing key. | CPUID.(EAX=12H,ECX=0H):<br>EAX[0]=1 &&<br>IA32_FEATURE_CONTROL[<br>17] = 1 &&<br>IA32_FEATURE_CONTROL[<br>0] = 1. |
| 8FH | 143             | IA32_SGXLEPUBKEYHASH3                                    | IA32_SGXLEPUBKEYHASH[255:192] (R/W) Bits 255:192 of the SHA256 digest of the SIGSTRUCT.MODULUS for SGX Launch Enclave. On reset, the default value is the digest of Intel's signing key. | 0   - 1.  |
| 9BH | 155             | IA32_SMM_MONITOR_CTL                                     | SMM Monitor Configuration (R/W)  | If CPUID.01H: ECX[5]=1   <br>CPUID.01H: ECX[6] = 1  |
|     |                 | 0  | Valid (R/W)  |   |
|     |                 | 1  | Reserved   |   |
|     |                 | 2  | Controls SMI unblocking by VMXOFF (see Section 32.14.4).   | If IA32_VMX_MISC[28]  |
|     |                 | 11:3   | Reserved   |   |
|     |                 | 31:12  | MSEG Base (R/W)  |   |
|     |                 | 63:32  | Reserved   |   |
| 9EH | 158             | IA32_SMBASE  | Base address of the logical processor's SMRAM image (R/O, SMM only).   | If IA32_VMX_MISC[15]  |
| BCH | 188             | IA32_MISC_PACKAGE_CTLS                                   | Power Filtering Control (R/W) This MSR has a value of 0 after reset and is unaffected by INIT# or SIPI#.   | If IA32_ARCH_CAPABILITIES [10] = 1  |
|     |                 | 0  | ENERGY_FILTERING_ENABLE (R/W)  | If  |
|     |                 |  | If set, RAPL MSRs report filtered processor power consumption data.  | IA32_ARCH_CAPABILITIES<br>[11] = 1  |
|     |                 |  | This bit can be changed from 0 to 1, but cannot be changed from 1 to 0. After setting, all attempts to clear it are ignored until the next processor reset.                              |   |
|     |                 | 63:1   | Reserved.  |   |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|     | gister<br>dress | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description   | Comment  |
|-----|-----------------|--|---|--|
| Hex | Decimal         |  |   |  |
| BDH | 189             | IA32_XAPIC_DISABLE_STATUS                                | xAPIC Disable Status (R/O)  | If CPUID.(EAX-07H,<br>ECX=0):EDX[29]=1 and<br>IA32_ARCH_CAPABILITIES<br>[21] = 1 |
|     |                 | 0  | LEGACY_XAPIC_DISABLED   |  |
|     |                 |  | When set, indicates that the local APIC is in x2APIC mode (IA32_APIC_BASE.EXTD = 1) and that attempts to clear IA32_APIC_BASE.EXTD will fail (e.g., WRMSR will #GP).  |  |
|     |                 | 63:1   | Reserved  |  |
| C1H | 193             | IA32_PMC0<br>(PERFCTRO)                                  | General Performance Counter 0 (R/W)   | If CPUID.OAH: EAX[15:8] > 0  |
| C2H | 194             | IA32_PMC1<br>(PERFCTR1)                                  | General Performance Counter 1 (R/W)   | If CPUID.OAH: EAX[15:8] > 1  |
| СЗН | 195             | IA32_PMC2  | General Performance Counter 2 (R/W)   | If CPUID.OAH: EAX[15:8] > 2  |
| C4H | 196             | IA32_PMC3  | General Performance Counter 3 (R/W)   | If CPUID.OAH: EAX[15:8] > 3  |
| C5H | 197             | IA32_PMC4  | General Performance Counter 4 (R/W)   | If CPUID.OAH: EAX[15:8] > 4  |
| C6H | 198             | IA32_PMC5  | General Performance Counter 5 (R/W)   | If CPUID.OAH: EAX[15:8] > 5  |
| С7Н | 199             | IA32_PMC6  | General Performance Counter 6 (R/W)   | If CPUID.OAH: EAX[15:8] > 6  |
| C8H | 200             | IA32_PMC7  | General Performance Counter 7 (R/W)   | If CPUID.OAH: EAX[15:8] > 7  |
| CFH | 207             | IA32_CORE_CAPABILITIES                                   | IA32 Core Capabilities Register   | If CPUID.(EAX=07H,<br>ECX=0):EDX[30] = 1   |
|     |                 | 63:0   | Reserved.   | No architecturally defined bits.   |
| E1H | 225             | IA32_UMWAIT_CONTROL                                      | UMWAIT Control (R/W)  |  |
|     |                 | 0  | C0.2 is not allowed by the OS. Value of "1" means all C0.2 requests revert to C0.1.   |  |
|     |                 | 1  | Reserved  |  |
|     |                 | 31:2   | Determines the maximum time in TSC-<br>quanta that the processor can reside in<br>either CO.1 or CO.2. A zero value indicates<br>no maximum time. The maximum time<br>value is a 32-bit value where the upper 30<br>bits come from this field and the lower two<br>bits are zero. |  |
| E7H | 231             | IA32_MPERF   | TSC Frequency Clock Counter (R/Write to clear)  | If CPUID.06H: ECX[0] = 1   |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|      | gister<br>dress | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description   | Comment                                |
|------|-----------------|--|---|--|
| Hex  | Decimal         |  |   |  |
|      |                 | 63:0   | CO_MCNT: CO TSC Frequency Clock Count   |  |
|      |                 |  | Increments at fixed interval (relative to TSC freq.) when the logical processor is in CO.   |  |
|      |                 |  | Cleared upon overflow / wrap-around of IA32_APERF.  |  |
| E8H  | 232             | IA32_APERF   | Actual Performance Clock Counter (R/Write to clear)   | If CPUID.06H: ECX[0] = 1               |
|      |                 | 63:0   | CO_ACNT: CO Actual Frequency Clock Count  |  |
|      |                 |  | Accumulates core clock counts at the coordinated clock frequency, when the logical processor is in CO.  |  |
|      |                 |  | Cleared upon overflow / wrap-around of IA32_MPERF.  |  |
| FEH  | 254             | IA32_MTRRCAP   | MTRR Capability (R/O)   | 06_01H                                 |
|      |                 | (MTRRcap)  | See Section 12.11.2.1, "IA32_MTRR_DEF_TYPE MSR."  |  |
|      |                 | 7:0  | VCNT: The number of variable memory type ranges in the processor.   |  |
|      |                 | 8  | Fixed range MTRRs are supported when set.   |  |
|      |                 | 9  | Reserved  |  |
|      |                 | 10   | WC Supported when set.  |  |
|      |                 | 11   | SMRR Supported when set.  |  |
|      |                 | 12   | PRMRR supported when set.   |  |
|      |                 | 63:13  | Reserved  |  |
| 10AH | 266             | IA32_ARCH_CAPABILITIES                                   | Enumeration of Architectural Features (R/O)   | If CPUID.(EAX=07H,<br>ECX=0):EDX[29]=1 |
|      |                 | 0  | RDCL_NO: The processor is not susceptible to Rogue Data Cache Load (RDCL).  |  |
|      |                 | 1  | IBRS_ALL: The processor supports enhanced IBRS.   |  |
|      |                 | 2  | RSBA: The processor supports RSB Alternate. Alternative branch predictors may be used by RET instructions when the RSB is empty. SW using retpoline may be affected by this behavior. |  |
|      |                 | 3  | SKIP_L1DFL_VMENTRY: A value of 1 indicates the hypervisor need not flush the L1D on VM entry.   |  |
|      |                 | 4  | SSB_NO: Processor is not susceptible to Speculative Store Bypass.   |  |
|      |                 | 5  | MDS_NO: Processor is not susceptible to Microarchitectural Data Sampling (MDS).   |  |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|     | gister<br>dress | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description   | Comment |
|-----|-----------------|--|---|---------|
| Hex | Decimal         |  |   |         |
|     |                 | 6  | IF_PSCHANGE_MC_NO: The processor is not susceptible to a machine check error due to modifying the size of a code page without TLB invalidation.       |         |
|     |                 | 7  | TSX_CTRL: If 1, indicates presence of IA32_TSX_CTRL MSR.  |         |
|     |                 | 8  | TAA_NO: If 1, processor is not affected by TAA.   |         |
|     |                 | 9  | MCU_CONTROL: If 1, the processor supports the IA32_MCU_CONTROL MSR.   |         |
|     |                 | 10   | MISC_PACKAGE_CTLS: The processor supports IA32_MISC_PACKAGE_CTLS MSR.   |         |
|     |                 | 11   | ENERGY_FILTERING_CTL: The processor supports setting and reading the IA32_MISC_PACKAGE_CTLS[0] (ENERGY_FILTERING_ENABLE) bit.                         |         |
|     |                 | 12   | DOITM: If 1, the processor supports Data<br>Operand Independent Timing Mode.  |         |
|     |                 | 13   | SBDR_SSDP_NO: The processor is not affected by either the Shared Buffers Data Read (SBDR) vulnerability or the Sideband Stale Data Propagator (SSDP). |         |
|     |                 | 14   | FBSDP_NO: The processor is not affected by the Fill Buffer Stale Data Propagator (FBSDP).   |         |
|     |                 | 15   | PSDP_NO: The processor is not affected by vulnerabilities involving the Primary Stale Data Propagator (PSDP).   |         |
|     |                 | 16   | Reserved  |         |
|     |                 | 17   | FB_CLEAR: If 1, the processor supports overwrite of fill buffer values as part of MD_CLEAR operations with the VERW instruction.                      |         |
|     |                 | 18   | FB_CLEAR_CTRL: If 1, the processor supports the IA32_MCU_OPT_CTRL MSR and allows software to set bit 3 of that MSR (FB_CLEAR_DIS).                    |         |
|     |                 | 19   | RRSBA: A value of 1 indicates the processor may have the RRSBA alternate prediction behavior, if not disabled by RRSBA_DIS_U or RRSBA_DIS_S.          |         |
|     |                 | 20   | BHI_NO: A value of 1 indicates BHI_NO branch prediction behavior, regardless of the value of IA32_SPEC_CTRL[BHI_DIS_S] MSR bit.                       |         |

Table 2-2. IA-32 Architectural MSRs (Contd.)

| Register<br>Address |         | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description   | Comment  |
|---------------------|---------|--|---|--|
| Hex                 | Decimal |  |   |  |
|                     |         | 21   | XAPIC_DISABLE_STATUS: Enumerates that the IA32_XAPIC_DISABLE_STATUS MSR exists, and that bit 0 specifies whether the legacy xAPIC is disabled and APIC state is locked to x2APIC.     |  |
|                     |         | 22   | Reserved  |  |
|                     |         | 23   | OVERCLOCKING_STATUS: If set, the IA32_OVERCLOCKING_STATUS MSR exists.   |  |
|                     |         | 24   | PBRSB_NO: If 1, the processor is not affected by issues related to Post-Barrier Return Stack Buffer Predictions.  |  |
|                     |         | 63:25  | Reserved  |  |
| 10BH                | 267     | IA32_FLUSH_CMD   | Flush Command (WO) Gives software a way to invalidate structures with finer granularity than other architectural methods.   | If any one of the enumeration conditions for defined bit field positions holds.                      |
|                     |         | 0  | L1D_FLUSH: Writeback and invalidate the L1 data cache.  | If CPUID.(EAX=07H,<br>ECX=0):EDX[28]=1   |
|                     |         | 63:1   | Reserved  |  |
| 10FH                | 271     | IA32_TSX_FORCE_ABORT                                     | TSX Force Abort   | If CPUID.(EAX=07H,<br>ECX=0):EDX[13]=1   |
|                     |         | 0  | RTM_FORCE_ABORT   | R/W, Default: 0  |
|                     |         |  | If 1, all RTM transactions abort with EAX code 0.   | If CPUID.(EAX=07H,ECX=0):<br>EDX[11]=1, bit 0 is always<br>1 and writes to change it<br>are ignored. |
|                     |         |  |   | If SDV_ENABLE_RTM is 1, bit 0 is always 0 and writes to change it are ignored.                       |
|                     |         | 1  | TSX_CPUID_CLEAR   | R/W, Default: 0  |
|                     |         |  | When set, CPUID.(EAX=07H,ECX=0):EBX[11]=0 and CPUID.(EAX=07H,ECX=0):EBX[4]=0.   | Can be set only if<br>CPUID.(EAX=07H,ECX=0):<br>EDX[11]=1 or if<br>SDV_ENABLE_RTM is 1.              |
|                     |         | 2  | SDV_ENABLE_RTM  | R/W, Default: 0  |
|                     |         |  | When set, CPUID.(EAX=07H,ECX=0):EDX[11]=0 and the processor may not force abort RTM. This unsupported mode should only be used for software development and not for production usage. | If 0, can be set only if CPUID.(EAX=07H,ECX=0): EDX[11]=1.   |
|                     |         | 63:3   | Reserved  |  |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|      | jister<br>dress | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description  | Comment  |
|------|-----------------|--|--|--|
| Hex  | Decimal         |  |  |  |
| 122H | 290             | IA32_TSX_CTRL  | IA32_TSX_CTRL  | Thread scope. Not architecturally serializing. Available when CPUID.ARCH_CAP(EAX=7H, ECX = 0):EDX[29] = 1 and IA32_ARCH_CAPABILITIES. bit 7 = 1. |
|      |                 | 0  | RTM_DISABLE  |  |
|      |                 |  | When set to 1, XBEGIN will always abort with EAX code 0.   |  |
|      |                 | 1  | TSX_CPUID_CLEAR  |  |
|      |                 |  | When set to 1, CPUID.07H.EBX.RTM [bit 11] and CPUID.07H.EBX.HLE [bit 4] report 0.                |  |
|      |                 |  | When set to 0 and the SKU supports TSX, these bits will return 1.                                |  |
|      |                 | 63:2   | Reserved   |  |
| 123H | 291             | IA32_MCU_OPT_CTRL  | Microcode Update Option Control (R/W)  | If CPUID.(EAX=07H,<br>ECX=0):EDX[9]=1 or<br>IA32_ARCH_CAPABILITIES<br>[18] = 1 or<br>IA32_ARCH_CAPABILITIES.<br>FB_CLEAR_CTRL=1                  |
|      |                 | 0  | RNGDS_MITG_DIS (R/W)   | If CPUID.(EAX=07H,   |
|      |                 |  | If O (default), SRBDS mitigation is enabled for RDRAND and RDSEED.                               | ECX=0):EDX[9]=1  |
|      |                 |  | If 1, SRBDS mitigation is disabled for RDRAND and RDSEED executed outside of Intel SGX enclaves. |  |
|      |                 | 1  | RTM_ALLOW  | Read/Write   |
|      |                 |  | If 0, XBEGIN will always abort with EAX code 0.  | Setting RTM_LOCKED prevents writes to this bit.  |
|      |                 |  | If 1, XBEGIN behavior depends on the value of IA32_TSX_CTRL[RTM_DISABLE].                        |  |
|      |                 | 2  | RTM_LOCKED   | Read-Only status bit   |
|      |                 |  | When 1, RTM_ALLOW is locked at zero, writes to RTM_ALLOW will be ignored.                        |  |
|      |                 | 3  | FB_CLEAR_DIS   | If   |
|      |                 |  | If 1, prevents the VERW instruction from performing an FB_CLEAR action.                          | IA32_ARCH_CAPABILITIES.<br>FB_CLEAR_CTRL=1   |
|      |                 | 4  | GDS_MITG_DIS   |  |
|      |                 |  | If 0, the Gather Data Sampling mitigation is enabled (patch load time default).                  |  |
|      |                 |  | If 1 on all threads for a given core, the Gather Data Sampling mitigation is disabled.           |  |

Table 2-2. IA-32 Architectural MSRs (Contd.)

| Register<br>Address |         | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description   | Comment                            |
|---------------------|---------|--|---|------------------------------------|
| Hex                 | Decimal |  |   |                                    |
|                     |         | 5  | GDS_MITG_LOCK  If 0, not locked, and GDS_MITG_DIS is under OS control.  If 1, locked and GDS_MITG_DIS is forced to 0 (writes are ignored).  |                                    |
|                     |         | 63:6   | Reserved  |                                    |
| 174H                | 372     | IA32_SYSENTER_CS   | SYSENTER_CS_MSR (R/W)   | 06_01H                             |
|                     |         | 15:0   | CS Selector.  |                                    |
|                     |         | 31:16  | Not used.   | Can be read and written.           |
|                     |         | 63:32  | Not used.   | Writes ignored; reads return zero. |
| 175H                | 373     | IA32_SYSENTER_ESP  | SYSENTER_ESP_MSR (R/W)  | 06_01H                             |
| 176H                | 374     | IA32_SYSENTER_EIP  | SYSENTER_EIP_MSR (R/W)  | 06_01H                             |
| 179H                | 377     | IA32_MCG_CAP (MCG_CAP)                                   | Global Machine Check Capability (R/O)   | 06_01H                             |
|                     |         | 7:0  | Count: Number of reporting banks.   |                                    |
|                     | 9       | 8  | MCG_CTL_P: IA32_MCG_CTL is present if this bit is set.  |                                    |
|                     |         | 9  | MCG_EXT_P: Extended machine check state registers are present if this bit is set.   |                                    |
|                     |         | 10   | MCP_CMCI_P: Support for corrected MC error event is present.  | 06_01H                             |
|                     |         | 11   | MCG_TES_P: Threshold-based error status register are present if this bit is set.  |                                    |
|                     |         | 15:12  | Reserved  |                                    |
|                     |         | 23:16  | MCG_EXT_CNT: Number of extended machine check state registers present.  |                                    |
|                     |         | 24   | MCG_SER_P: The processor supports software error recovery if this bit is set.   |                                    |
|                     |         | 25   | Reserved  |                                    |
|                     |         | 26   | MCG_ELOG_P: Indicates that the processor allows platform firmware to be invoked when an error is detected so that it may provide additional platform specific information in an ACPI format "Generic Error Data Entry" that augments the data included in machine check bank registers. | 06_3EH                             |
|                     |         | 27   | MCG_LMCE_P: Indicates that the processor supports extended state in IA32_MCG_STATUS and associated MSR necessary to configure Local Machine Check Exception (LMCE).   | 06_3EH                             |
|                     |         | 63:28  | Reserved  |                                    |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|               | gister<br>dress | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description   | Comment                              |
|---------------|-----------------|--|---|--------------------------------------|
| Hex           | Decimal         |  |   |                                      |
| 17AH          | 378             | IA32_MCG_STATUS<br>(MCG_STATUS)                          | Global Machine Check Status (R/W0)  | 06_01H                               |
|               |                 | 0  | RIPV. Restart IP valid.   | 06_01H                               |
|               |                 | 1  | EIPV. Error IP valid.   | 06_01H                               |
|               |                 | 2  | MCIP. Machine check in progress.  | 06_01H                               |
|               |                 | 3  | LMCE_S  | If<br>IA32_MCG_CAP.LMCE_P[27<br>] =1 |
|               |                 | 63:4   | Reserved  |                                      |
| 17BH          | 379             | IA32_MCG_CTL (MCG_CTL)                                   | Global Machine Check Control (R/W)  | If IA32_MCG_CAP.CTL_P[8]<br>=1       |
| 180H-<br>185H | 384-<br>389     | Reserved   |   | 06_0EH <sup>2</sup>                  |
| 186H          | 390             | IA32_PERFEVTSEL0<br>(PERFEVTSEL0)                        | Performance Event Select Register 0 (R/W)   | If CPUID.OAH: EAX[15:8] > 0          |
|               |                 | 7:0  | Event Select: Selects a performance event logic unit.   |                                      |
|               |                 | 15:8   | UMask: Qualifies the microarchitectural condition to detect on the selected event logic.  |                                      |
|               |                 | 16   | USR: Counts while in privilege level is not ring 0.   |                                      |
|               |                 | 17   | OS: Counts while in privilege level is ring 0.  |                                      |
|               |                 | 18   | Edge: Enables edge detection if set.  |                                      |
|               |                 | 19   | PC: Enables pin control.  |                                      |
|               |                 | 20   | INT: Enables interrupt on counter overflow.   |                                      |
|               |                 | 21   | AnyThread: When set to 1, it enables counting the associated event conditions occurring across all logical processors sharing a processor core. When set to 0, the counter only increments the associated event conditions occurring in the logical processor which programmed the MSR. |                                      |
|               |                 | 22   | EN: Enables the corresponding performance counter to commence counting when this bit is set.  |                                      |
|               |                 | 23   | INV: Invert the CMASK.  |                                      |
|               |                 | 31:24  | CMASK: When CMASK is not zero, the corresponding performance counter increments each cycle if the event count is greater than or equal to the CMASK.  |                                      |
|               |                 | 63:32  | Reserved  |                                      |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|               | jister<br>dress | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description  | Comment                     |
|---------------|-----------------|--|--|-----------------------------|
| Hex           | Decimal         |  |  |                             |
| 187H          | 391             | IA32_PERFEVTSEL1<br>(PERFEVTSEL1)                        | Performance Event Select Register 1 (R/W)  | If CPUID.OAH: EAX[15:8] > 1 |
| 188H          | 392             | IA32_PERFEVTSEL2   | Performance Event Select Register 2 (R/W)  | If CPUID.0AH: EAX[15:8] > 2 |
| 189H          | 393             | IA32_PERFEVTSEL3   | Performance Event Select Register 3 (R/W)  | If CPUID.0AH: EAX[15:8] > 3 |
| 18AH          | 394             | IA32_PERFEVTSEL4   | Performance Event Select Register 4 (R/W)  | If CPUID.0AH: EAX[15:8] > 4 |
| 18BH          | 395             | IA32_PERFEVTSEL5   | Performance Event Select Register 5 (R/W)  | If CPUID.OAH: EAX[15:8] > 5 |
| 18CH          | 396             | IA32_PERFEVTSEL6   | Performance Event Select Register 6 (R/W)  | If CPUID.OAH: EAX[15:8] > 6 |
| 18DH          | 397             | IA32_PERFEVTSEL7   | Performance Event Select Register 7 (R/W)  | If CPUID.0AH: EAX[15:8] > 7 |
| 18AH-<br>194H | 394-<br>404     | Reserved   |  | 06_0EH <sup>3</sup>         |
| 195H          | 405             | IA32_OVERCLOCKING_STATUS                                 | Overclocking Status (R/O) IA32_ARCH_CAPABILITIES[bit 23] enumerates support for this MSR.  |                             |
|               |                 | 0  | Overclocking Utilized Indicates if specific forms of overclocking have been enabled on this boot or reset cycle: 0 indicates no, 1 indicates yes.                          |                             |
|               |                 | 1  | Undervolt Protection Indicates if the "Dynamic OC Undervolt Protection" security feature is active: 0 indicates disabled, 1indicates enabled.                              |                             |
|               |                 | 2  | Overclocking Secure Status Indicates that overclocking capabilities have been unlocked by BIOS, with or without overclocking: 0 indicates Not Secured, 1 indicates Secure. |                             |
|               |                 | 63:4   | Reserved   |                             |
| 196H-<br>197H | 406-<br>407     | Reserved   |  | 06_0EH <sup>3</sup>         |
| 198H          | 408             | IA32_PERF_STATUS   | Current Performance Status (R/O) See Section 15.1.1, "Software Interface For Initiating Performance State Transitions."  | 0F_03H                      |
|               |                 | 15:0   | Current Performance State Value.   |                             |
|               |                 | 63:16  | Reserved   |                             |

Table 2-2. IA-32 Architectural MSRs (Contd.)

| Register<br>Address |               | Architectural MSR Name / Bit Fields<br>(Former MSR Name)   | MSR/Bit Description  | Comment                  |
|---------------------|---------------|--|--|--------------------------|
| Hex                 | Decimal       |  |  |                          |
| 199H 409            | IA32_PERF_CTL | Performance Control MSR (R/W) Software makes a request for a new Performance state (P-State) by writing this MSR. See Section 15.1.1, "Software Interface For Initiating Performance State Transitions." | 0F_03H   |                          |
|                     |               | 15:0   | Target performance State Value.  |                          |
|                     |               | 31:16  | Reserved   |                          |
|                     |               | 32   | Intel® Dynamic Acceleration Technology<br>Engage (R/W)<br>When set to 1: Disengages Intel Dynamic<br>Acceleration Technology.  | 06_0FH (Mobile only)     |
|                     |               | 63:33  | Reserved   |                          |
| 19AH                | 410           | IA32_CLOCK_MODULATION  | Clock Modulation Control (R/W) See Section 15.8.3, "Software Controlled Clock Modulation."   | If CPUID.01H:EDX[22] = 1 |
|                     |               | 0  | Extended On-Demand Clock Modulation Duty Cycle.  | If CPUID.06H:EAX[5] = 1  |
|                     |               | 3:1  | On-Demand Clock Modulation Duty Cycle:<br>Specific encoded values for target duty<br>cycle modulation.   | If CPUID.01H:EDX[22] = 1 |
|                     |               | 4  | On-Demand Clock Modulation Enable: Set 1 to enable modulation.   | If CPUID.01H:EDX[22] = 1 |
|                     |               | 63:5   | Reserved   |                          |
| 19BH                | 411           | IA32_THERM_INTERRUPT   | Thermal Interrupt Control (R/W) Enables and disables the generation of an interrupt on temperature transitions detected with the processor's thermal sensors and thermal monitor. See Section 15.8.2, "Thermal Monitor." | If CPUID.01H:EDX[22] = 1 |
|                     |               | 0  | High-Temperature Interrupt Enable  | If CPUID.01H:EDX[22] = 1 |
|                     |               | 1  | Low-Temperature Interrupt Enable   | If CPUID.01H:EDX[22] = 1 |
|                     |               | 2  | PROCHOT# Interrupt Enable  | If CPUID.01H:EDX[22] = 1 |
|                     |               | 3  | FORCEPR# Interrupt Enable  | If CPUID.01H:EDX[22] = 1 |
|                     |               | 4  | Critical Temperature Interrupt Enable  | If CPUID.01H:EDX[22] = 1 |
|                     |               | 7:5  | Reserved   |                          |
|                     |               | 14:8   | Threshold #1 Value   | If CPUID.01H:EDX[22] = 1 |
|                     |               | 15   | Threshold #1 Interrupt Enable  | If CPUID.01H:EDX[22] = 1 |
|                     |               | 22:16  | Threshold #2 Value   | If CPUID.01H:EDX[22] = 1 |
|                     |               | 23   | Threshold #2 Interrupt Enable  | If CPUID.01H:EDX[22] = 1 |
|                     |               | 24   | Power Limit Notification Enable  | If CPUID.06H:EAX[4] = 1  |
|                     |               | 25   | Hardware Feedback Notification Enable  | If CPUID.06H:EAX[24] = 1 |

Table 2-2. IA-32 Architectural MSRs (Contd.)

| Register<br>Address |         | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description   | Comment                  |
|---------------------|---------|--|---|--------------------------|
| Hex                 | Decimal |  |   |                          |
|                     |         | 63:26  | Reserved  |                          |
| 19CH                | 412     | IA32_THERM_STATUS  | Thermal Status Information (R/O)  | If CPUID.01H:EDX[22] = 1 |
|                     |         |  | Contains status information about the processor's thermal sensor and automatic thermal monitoring facilities.  See Section 15.8.2, "Thermal Monitor." |                          |
|                     |         | 0  | Thermal Status (R/O)  | If CPUID.01H:EDX[22] = 1 |
|                     |         | 1  | Thermal Status Log (R/W)  | If CPUID.01H:EDX[22] = 1 |
|                     |         | 2  | PROCHOT # or FORCEPR# event (R/O)   | If CPUID.01H:EDX[22] = 1 |
|                     |         | 3  | PROCHOT # or FORCEPR# log (R/WC0)   | If CPUID.01H:EDX[22] = 1 |
|                     |         | 4  | Critical Temperature Status (R/O)   | If CPUID.01H:EDX[22] = 1 |
|                     |         | 5  | Critical Temperature Status log (R/WC0)   | If CPUID.01H:EDX[22] = 1 |
|                     |         | 6  | Thermal Threshold #1 Status (R/O)   | If CPUID.01H:ECX[8] = 1  |
|                     |         | 7  | Thermal Threshold #1 log (R/WCO)  | If CPUID.01H:ECX[8] = 1  |
|                     |         | 8  | Thermal Threshold #2 Status (R/O)   | If CPUID.01H:ECX[8] = 1  |
|                     |         | 9  | Thermal Threshold #2 log (R/WCO)  | If CPUID.01H:ECX[8] = 1  |
|                     |         | 10   | Power Limitation Status (R/0)   | If CPUID.06H:EAX[4] = 1  |
|                     |         | 11   | Power Limitation log (R/WC0)  | If CPUID.06H:EAX[4] = 1  |
|                     |         | 12   | Current Limit Status (R/O)  | If CPUID.06H:EAX[7] = 1  |
|                     |         | 13   | Current Limit log (R/WCO)   | If CPUID.06H:EAX[7] = 1  |
|                     |         | 14   | Cross Domain Limit Status (R/0)   | If CPUID.06H:EAX[7] = 1  |
|                     |         | 15   | Cross Domain Limit log (R/WC0)  | If CPUID.06H:EAX[7] = 1  |
|                     |         | 22:16  | Digital Readout (R/O)   | If CPUID.06H:EAX[0] = 1  |
|                     |         | 26:23  | Reserved  |                          |
|                     |         | 30:27  | Resolution in Degrees Celsius (R/O)   | If CPUID.06H:EAX[0] = 1  |
|                     |         | 31   | Reading Valid (R/0)   | If CPUID.06H:EAX[0] = 1  |
|                     |         | 63:32  | Reserved  |                          |
| 1A0H                | 416     | IA32_MISC_ENABLE   | Enable Misc. Processor Features (R/W)   |                          |
|                     |         |  | Allows a variety of processor functions to be enabled and disabled.   |                          |
|                     |         | 0  | Fast-Strings Enable   | OF_OH                    |
|                     |         |  | When set, the fast-strings feature (for REP MOVS and REP STORS) is enabled (default). When clear, fast-strings are disabled.                          |                          |
|                     |         | 2:1  | Reserved  |                          |

Table 2-2. IA-32 Architectural MSRs (Contd.)

| -   | gister<br>dress | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description  | Comment                 |
|-----|-----------------|--|--|-------------------------|
| Hex | Decimal         |  |  |                         |
|     |                 | 3  | Automatic Thermal Control Circuit Enable (R/W)   | OF_OH                   |
|     |                 |  | 1 = Setting this bit enables the thermal control circuit (TCC) portion of the Intel Thermal Monitor feature. This allows the processor to automatically reduce power consumption in response to TCC activation.  0 = Disabled. |                         |
|     |                 |  | Note: In some products clearing this bit might be ignored in critical thermal conditions, and TM1, TM2, and adaptive thermal throttling will still be activated.   |                         |
|     |                 |  | The default value of this field varies with product. See respective tables where default value is listed.  |                         |
|     |                 | 6:4  | Reserved   |                         |
|     |                 | 7  | Performance Monitoring Available (R)  1 = Performance monitoring enabled.  0 = Performance monitoring disabled.  | OF_OH                   |
|     |                 | 10:8   | Reserved   |                         |
|     |                 | 11   | Branch Trace Storage Unavailable (R/O)  1 = Processor doesn't support branch trace storage (BTS).  0 = BTS is supported.   | OF_OH                   |
|     |                 | 12   | Processor Event Based Sampling (PEBS) Unavailable (R/O) 1 = PEBS is not supported. 0 = PEBS is supported.  | 06_0FH                  |
|     |                 | 15:13  | Reserved   |                         |
|     |                 |  |  | If CDUID 01H, CCV[7] =1 |
|     |                 | 16   | Enhanced Intel SpeedStep Technology Enable (R/W)  0= Enhanced Intel SpeedStep Technology disabled.  1 = Enhanced Intel SpeedStep Technology enabled.   | If CPUID.01H: ECX[7] =1 |
|     |                 | 17   | Reserved   |                         |
|     | 1               |  | l .  |                         |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|     | gister<br>dress | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description  | Comment                  |
|-----|-----------------|--|--|--------------------------|
| Hex | Decimal         |  |  |                          |
|     |                 | 18   | ENABLE MONITOR FSM (R/W)   | 0F_03H                   |
|     |                 |  | When this bit is set to 0, the MONITOR feature flag is not set (CPUID.01H:ECX[bit 3] = 0). This indicates that MONITOR/MWAIT are not supported.  |                          |
|     |                 |  | Software attempts to execute MONITOR/MWAIT will cause #UD when this bit is 0.  |                          |
|     |                 |  | When this bit is set to 1 (default), MONITOR/MWAIT are supported (CPUID.01H:ECX[bit 3] = 1).   |                          |
|     |                 |  | If the SSE3 feature flag ECX[0] is not set (CPUID.01H:ECX[bit 0] = 0), the OS must not attempt to alter this bit. BIOS must leave it in the default state. Writing this bit when the SSE3 feature flag is set to 0 may generate a #GP exception. |                          |
|     |                 | 21:19  | Reserved   |                          |
|     |                 | 22   | Limit CPUID Maxval (R/W)   | 0F_03H                   |
|     |                 |  | When this bit is set to 1, CPUID.00H returns a maximum value in EAX[7:0] of 2.   |                          |
|     |                 |  | BIOS should contain a setup question that allows users to specify when the installed OS does not support CPUID functions greater than 2.   |                          |
|     |                 |  | Before setting this bit, BIOS must execute the CPUID.OH and examine the maximum value returned in EAX[7:0]. If the maximum value is greater than 2, this bit is supported.   |                          |
|     |                 |  | Otherwise, this bit is not supported. Setting this bit when the maximum value is not greater than 2 may generate a #GP exception.  |                          |
|     |                 |  | Setting this bit may cause unexpected behavior in software that depends on the availability of CPUID leaves greater than 2.  |                          |
|     |                 | 23   | xTPR Message Disable (R/W)   | If CPUID.01H:ECX[14] = 1 |
|     |                 |  | When set to 1, xTPR messages are disabled. xTPR messages are optional messages that allow the processor to inform the chipset of its priority.   |                          |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|      | gister<br>dress | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description  | Comment                   |
|------|-----------------|--|--|---------------------------|
| Hex  | Decimal         |  |  |                           |
|      |                 | 63:24  | Reserved  Note: Some older processors defined one of these bits as a disable for the execute-disable feature of paging. If a processor supports this bit, this information is provided in the model-specific tables. See Table 2-3 for the definition of this bit. |                           |
| 1B0H | 432             | IA32_ENERGY_PERF_BIAS                                    | Performance Energy Bias Hint (R/W)   | If CPUID.6H:ECX[3] = 1    |
|      |                 | 3:0  | Power Policy Preference:  0 indicates preference to highest performance.  15 indicates preference to maximize energy saving.   |                           |
|      |                 | 63:4   | Reserved   |                           |
| 1B1H | 433             | IA32_PACKAGE_THERM_STATUS                                | Package Thermal Status Information (R/O) Contains status information about the package's thermal sensor. See Section 15.9, "Package Level Thermal Management."   | If CPUID.06H: EAX[6] = 1  |
|      |                 | 0  | Pkg Thermal Status (R/O)   |                           |
|      |                 | 1  | Pkg Thermal Status Log (R/W)   |                           |
|      |                 | 2  | Pkg PROCHOT # event (R/O)  |                           |
|      |                 | 3  | Pkg PROCHOT # log (R/WCO)  |                           |
|      |                 | 4  | Pkg Critical Temperature Status (R/O)  |                           |
|      |                 | 5  | Pkg Critical Temperature Status Log<br>(R/WC0)   |                           |
|      |                 | 6  | Pkg Thermal Threshold #1 Status (R/O)  |                           |
|      |                 | 7  | Pkg Thermal Threshold #1 Log (R/WC0)   |                           |
|      |                 | 8  | Pkg Thermal Threshold #2 Status (R/O)  |                           |
|      |                 | 9  | Pkg Thermal Threshold #1 Log (R/WC0)   |                           |
|      |                 | 10   | Pkg Power Limitation Status (R/O)  |                           |
|      |                 | 11   | Pkg Power Limitation Log (R/WC0)   |                           |
|      |                 | 15:12  | Reserved   |                           |
|      |                 | 22:16  | Pkg Digital Readout (R/O)  |                           |
|      |                 | 25:23  | Reserved   |                           |
|      |                 | 26   | Hardware Feedback Interface Structure<br>Change Status   | If CPUID.06H:EAX.[19] = 1 |
|      |                 | 63:27  | Reserved   |                           |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|      | gister<br>dress | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description  | Comment                                    |
|------|-----------------|--|--|--|
| Hex  | Decimal         |  |  |  |
| 1B2H | 434             | IA32_PACKAGE_THERM_INTERRUPT                             | Pkg Thermal Interrupt Control (R/W) Enables and disables the generation of an interrupt on temperature transitions detected with the package's thermal sensor. | If CPUID.06H: EAX[6] = 1                   |
|      |                 |  | See Section 15.9, "Package Level Thermal Management."  |  |
|      |                 | 0  | Pkg High-Temperature Interrupt Enable  |  |
|      |                 | 1  | Pkg Low-Temperature Interrupt Enable   |  |
|      |                 | 2  | Pkg PROCHOT# Interrupt Enable  |  |
|      |                 | 3  | Reserved   |  |
|      |                 | 4  | Pkg Overheat Interrupt Enable  |  |
|      |                 | 7:5  | Reserved   |  |
|      |                 | 14:8   | Pkg Threshold #1 Value   |  |
|      |                 | 15   | Pkg Threshold #1 Interrupt Enable  |  |
|      |                 | 22:16  | Pkg Threshold #2 Value   |  |
|      |                 | 23   | Pkg Threshold #2 Interrupt Enable  |  |
|      |                 | 24   | Pkg Power Limit Notification Enable  |  |
|      |                 | 25   | Hardware Feedback Interrupt Enable   | If CPUID.06H:EAX.[19] = 1                  |
|      |                 | 63:26  | Reserved   |  |
| 1C4H | 452             | IA32_XFD   | Extended Feature Disable Control (R/W) Controls which XSAVE-enabled features are temporarily disabled.   | If<br>CPUID.(EAX=0DH,ECX=1):<br>EAX[4] = 1 |
|      |                 |  | See Section 13.14 of the Intel <sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 1.  |  |
| 1C5H | 453             | IA32_XFD_ERR   | Extended Feature Disable Error Code (R/W)  | If   |
|      |                 |  | Reports which XSAVE-enabled features caused a fault due to being disabled.   | CPUID.(EAX=0DH,ECX=1):<br>EAX[4] = 1       |
|      |                 |  | See Section 13.14 of the Intel <sup>®</sup> 64 and IA-32 Architectures Software Developer's Manual, Volume 1.  |  |
| 1D9H | 473             | IA32_DEBUGCTL<br>(MSR_DEBUGCTLA, MSR_DEBUGCTLB)          | Trace/Profile Resource Control (R/W)   | 06_0EH                                     |
|      |                 | 0  | LBR: Setting this bit to 1 enables the processor to record a running trace of the most recent branches taken by the processor in the LBR stack.                | 06_01H                                     |
|      |                 | 1  | BTF: Setting this bit to 1 enables the processor to treat EFLAGS.TF as single-step on branches instead of single-step on instructions.                         | 06_01H                                     |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|      | gister<br>dress | Architectural MSR Name / Bit Fields (Former MSR Name) | MSR/Bit Description  | Comment  |
|------|-----------------|---|--|--|
| Hex  | Decimal         |   |  |  |
|      |                 | 2   | BLD: Enable OS bus-lock detection. See<br>Section 18.3.1.6 of the Intel® 64 and IA-32<br>Architectures Software Developer's<br>Manual, Volume 3B.                        | If (CPUID.(EAX=07H,<br>ECX=0):ECX[24] = 1)                 |
|      |                 | 5:3   | Reserved   |  |
|      |                 | 6   | TR: Setting this bit to 1 enables branch trace messages to be sent.  | 06_0EH   |
|      |                 | 7   | BTS: Setting this bit enables branch trace<br>messages (BTMs) to be logged in a BTS<br>buffer.   | 06_0EH   |
|      |                 | 8   | BTINT: When clear, BTMs are logged in a BTS buffer in circular fashion. When this bit is set, an interrupt is generated by the BTS facility when the BTS buffer is full. | 06_0EH   |
|      |                 | 9   | 1: BTS_OFF_OS: When set, BTS or BTM is skipped if CPL = 0.   | 06_0FH   |
|      |                 | 10  | BTS_OFF_USR: When set, BTS or BTM is skipped if CPL > 0.   | 06_0FH   |
|      |                 | 11  | FREEZE_LBRS_ON_PMI: When set, the LBR stack is frozen on a PMI request.  | If CPUID.01H: ECX[15] = 1<br>&& CPUID.0AH: EAX[7:0] ><br>1 |
|      |                 | 12  | FREEZE_PERFMON_ON_PMI: When set, each ENABLE bit of the global counter control MSR are frozen (address 38FH) on a PMI request.   | If CPUID.01H: ECX[15] = 1<br>&& CPUID.0AH: EAX[7:0] ><br>1 |
|      |                 | 13  | ENABLE_UNCORE_PMI: When set, enables the logical processor to receive and generate PMI on behalf of the uncore.  | 06_1AH   |
|      |                 | 14  | FREEZE_WHILE_SMM: When set, freezes perfmon and trace messages while in SMM.   | If IA32_PERF_CAPABILITIES[ 12] = 1                         |
|      |                 | 15  | RTM_DEBUG: When set, enables DR7 debug bit on XBEGIN.  | If (CPUID.(EAX=07H,<br>ECX=0):EBX[11] = 1)                 |
|      |                 | 63:16   | Reserved   |  |
| 1DDH | 477             | IA32_LER_FROM_IP                                      | Last Event Record Source IP Register (R/W)   |  |
|      |                 | 63:0  | FROM_IP The source IP of the recorded branch or event, in canonical form.  | Reset Value: 0   |
| 1DEH | 478             | IA32_LER_TO_IP  | Last Event Record Destination IP Register (R/W)  |  |
|      |                 | 63:0  | TO_IP The destination IP of the recorded branch or event, in canonical form.   | Reset Value: 0   |
| 1E0H | 480             | IA32_LER_INFO   | Last Event Record Info Register (R/W)  |  |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|      | gister<br>dress | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description  | Comment                      |
|------|-----------------|--|--|------------------------------|
| Hex  | Decimal         |  |  |                              |
|      |                 | 55:0   | Undefined, may be zero or non-zero. Writes of non- zero values do not fault, but reads may return a different value.   | Reset Value: 0               |
|      |                 | 59:56  | BR_TYPE The branch type recorded by this LBR. Encodings match those of IA32_LBR_x_INFO.  | Reset Value: 0               |
|      |                 | 60   | Undefined, may be zero or non-zero. Writes of non- zero values do not fault, but reads may return a different value.   | Reset Value: 0               |
|      |                 | 61   | TSX_ABORT  This LBR record is a TSX abort. On processors that do not support Intel® TSX (CPUID.07H.EBX.HLE[bit 4]=0 and CPUID.07H.EBX.RTM[bit 11]=0), this bit is undefined.                                     | Reset Value: 0               |
|      |                 | 62   | IN_TSX This LBR record records a branch that retired during a TSX transaction. On processors that do not support Intel® TSX (CPUID.07H.EBX.HLE[bit 4]=0 and CPUID.07H.EBX.RTM[bit 11]=0), this bit is undefined. | Reset Value: 0               |
|      |                 | 63   | MISPRED The recorded branch taken/not-taken resolution (for conditional branches) or target (for any indirect branch, including RETs) was mispredicted.  | Reset Value: 0               |
| 1F2H | 498             | IA32_SMRR_PHYSBASE                                       | SMRR Base Address (Writeable only in SMM) Base address of SMM memory range.  | If IA32_MTRRCAP.SMRR[11] = 1 |
|      |                 | 7:0  | Type. Specifies memory type of the range.  |                              |
|      |                 | 11:8   | Reserved   |                              |
|      |                 | 31:12  | PhysBase<br>SMRR physical Base Address.  |                              |
|      |                 | 63:32  | Reserved   |                              |
| 1F3H | 499             | IA32_SMRR_PHYSMASK                                       | SMRR Range Mask (Writeable only in SMM)<br>Range Mask of SMM memory range.   | If IA32_MTRRCAP[SMRR] = 1    |
|      |                 | 10:0   | Reserved   |                              |
|      |                 | 11   | Valid<br>Enable range mask.  |                              |
|      |                 | 31:12  | PhysMask SMRR address range mask.  |                              |
|      |                 | 63:32  | Reserved   |                              |

Table 2-2. IA-32 Architectural MSRs (Contd.)

| Register<br>Address |         | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description   | Comment                   |
|---------------------|---------|--|---|---------------------------|
| Hex                 | Decimal |  |   |                           |
| 1F8H                | 504     | IA32_PLATFORM_DCA_CAP                                    | DCA Capability (R)  | If CPUID.01H: ECX[18] = 1 |
| 1F9H                | 505     | IA32_CPU_DCA_CAP   | If set, CPU supports Prefetch-Hint type.                                      | If CPUID.01H: ECX[18] = 1 |
| 1FAH                | 506     | IA32_DCA_0_CAP   | DCA type 0 Status and Control register.                                       | If CPUID.01H: ECX[18] = 1 |
|                     |         | 0  | DCA_ACTIVE: Set by HW when DCA is fuse-<br>enabled and no defeatures are set. |                           |
|                     |         | 2:1  | TRANSACTION   |                           |
|                     |         | 6:3  | DCA_TYPE  |                           |
|                     |         | 10:7   | DCA_QUEUE_SIZE  |                           |
|                     |         | 12:11  | Reserved  |                           |
|                     |         | 16:13  | DCA_DELAY: Writes will update the register but have no HW side-effect.        |                           |
|                     |         | 23:17  | Reserved  |                           |
|                     |         | 24   | SW_BLOCK: SW can request DCA block by setting this bit.                       |                           |
|                     |         | 25   | Reserved  |                           |
|                     |         | 26   | HW_BLOCK: Set when DCA is blocked by HW (e.g., CRO.CD = 1).                   |                           |
|                     |         | 31:27  | Reserved  |                           |
| 200H                | 512     | IA32_MTRR_PHYSBASE0<br>(MTRRphysBase0)                   | See Section 12.11.2.3, "Variable Range MTRRs."                                | If IA32_MTRRCAP[7:0] > 0  |
| 201H                | 513     | IA32_MTRR_PHYSMASK0                                      | MTRRphysMask0   | If IA32_MTRRCAP[7:0] > 0  |
| 202H                | 514     | IA32_MTRR_PHYSBASE1                                      | MTRRphysBase1   | If IA32_MTRRCAP[7:0] > 1  |
| 203H                | 515     | IA32_MTRR_PHYSMASK1                                      | MTRRphysMask1   | If IA32_MTRRCAP[7:0] > 1  |
| 204H                | 516     | IA32_MTRR_PHYSBASE2                                      | MTRRphysBase2   | If IA32_MTRRCAP[7:0] > 2  |
| 205H                | 517     | IA32_MTRR_PHYSMASK2                                      | MTRRphysMask2   | If IA32_MTRRCAP[7:0] > 2  |
| 206H                | 518     | IA32_MTRR_PHYSBASE3                                      | MTRRphysBase3   | If IA32_MTRRCAP[7:0] > 3  |
| 207H                | 519     | IA32_MTRR_PHYSMASK3                                      | MTRRphysMask3   | If IA32_MTRRCAP[7:0] > 3  |
| 208H                | 520     | IA32_MTRR_PHYSBASE4                                      | MTRRphysBase4   | If IA32_MTRRCAP[7:0] > 4  |
| 209H                | 521     | IA32_MTRR_PHYSMASK4                                      | MTRRphysMask4   | If IA32_MTRRCAP[7:0] > 4  |
| 20AH                | 522     | IA32_MTRR_PHYSBASE5                                      | MTRRphysBase5   | If IA32_MTRRCAP[7:0] > 5  |
| 20BH                | 523     | IA32_MTRR_PHYSMASK5                                      | MTRRphysMask5   | If IA32_MTRRCAP[7:0] > 5  |
| 20CH                | 524     | IA32_MTRR_PHYSBASE6                                      | MTRRphysBase6   | If IA32_MTRRCAP[7:0] > 6  |
| 20DH                | 525     | IA32_MTRR_PHYSMASK6                                      | MTRRphysMask6   | If IA32_MTRRCAP[7:0] > 6  |
| 20EH                | 526     | IA32_MTRR_PHYSBASE7                                      | MTRRphysBase7   | If IA32_MTRRCAP[7:0] > 7  |
| 20FH                | 527     | IA32_MTRR_PHYSMASK7                                      | MTRRphysMask7   | If IA32_MTRRCAP[7:0] > 7  |
| 210H                | 528     | IA32_MTRR_PHYSBASE8                                      | MTRRphysBase8   | If IA32_MTRRCAP[7:0] > 8  |
| 211H                | 529     | IA32_MTRR_PHYSMASK8                                      | MTRRphysMask8   | If IA32_MTRRCAP[7:0] > 8  |
| 212H                | 530     | IA32_MTRR_PHYSBASE9                                      | MTRRphysBase9   | If IA32_MTRRCAP[7:0] > 9  |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|      | gister<br>dress | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description                         | Comment                          |
|------|-----------------|--|---|----------------------------------|
| Hex  | Decimal         |  |   |                                  |
| 213H | 531             | IA32_MTRR_PHYSMASK9                                      | MTRRphysMask9                               | If IA32_MTRRCAP[7:0] > 9         |
| 250H | 592             | IA32_MTRR_FIX64K_00000                                   | MTRRfix64K_00000                            | If CPUID.01H:<br>EDX.MTRR[12] =1 |
| 258H | 600             | IA32_MTRR_FIX16K_80000                                   | MTRRfix16K_80000                            | If CPUID.01H:<br>EDX.MTRR[12] =1 |
| 259H | 601             | IA32_MTRR_FIX16K_A0000                                   | MTRRfix16K_A0000                            | If CPUID.01H:<br>EDX.MTRR[12] =1 |
| 268H | 616             | IA32_MTRR_FIX4K_C0000<br>(MTRRfix4K_C0000)               | See Section 12.11.2.2, "Fixed Range MTRRs." | If CPUID.01H:<br>EDX.MTRR[12] =1 |
| 269H | 617             | IA32_MTRR_FIX4K_C8000                                    | MTRRfix4K_C8000                             | If CPUID.01H:<br>EDX.MTRR[12] =1 |
| 26AH | 618             | IA32_MTRR_FIX4K_D0000                                    | MTRRfix4K_D0000                             | If CPUID.01H:<br>EDX.MTRR[12] =1 |
| 26BH | 619             | IA32_MTRR_FIX4K_D8000                                    | MTRRfix4K_D8000                             | If CPUID.01H:<br>EDX.MTRR[12] =1 |
| 26CH | 620             | IA32_MTRR_FIX4K_E0000                                    | MTRRfix4K_E0000                             | If CPUID.01H:<br>EDX.MTRR[12] =1 |
| 26DH | 621             | IA32_MTRR_FIX4K_E8000                                    | MTRRfix4K_E8000                             | If CPUID.01H:<br>EDX.MTRR[12] =1 |
| 26EH | 622             | IA32_MTRR_FIX4K_F0000                                    | MTRRfix4K_F0000                             | If CPUID.01H:<br>EDX.MTRR[12] =1 |
| 26FH | 623             | IA32_MTRR_FIX4K_F8000                                    | MTRRfix4K_F8000                             | If CPUID.01H:<br>EDX.MTRR[12] =1 |
| 277H | 631             | IA32_PAT   | IA32_PAT (R/W)                              | If CPUID.01H:<br>EDX.MTRR[16] =1 |
|      |                 | 2:0  | PA0   |                                  |
|      |                 | 7:3  | Reserved                                    |                                  |
|      |                 | 10:8   | PA1   |                                  |
|      |                 | 15:11  | Reserved                                    |                                  |
|      |                 | 18:16  | PA2   |                                  |
|      |                 | 23:19  | Reserved                                    |                                  |
|      |                 | 26:24  | PA3   |                                  |
|      |                 | 31:27  | Reserved                                    |                                  |
|      |                 | 34:32  | PA4   |                                  |
|      |                 | 39:35  | Reserved                                    |                                  |
|      |                 | 42:40  | PA5   |                                  |
|      |                 | 47:43  | Reserved                                    |                                  |
|      |                 | 50:48  | PA6   |                                  |
|      |                 | 55:51  | Reserved                                    |                                  |
|      |                 | 58:56  | PA7   |                                  |
|      |                 | 63:59  | Reserved                                    |                                  |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|      | gister<br>dress | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description                                     | Comment   |
|------|-----------------|--|---|---|
| Hex  | Decimal         |  |   |   |
| 280H | 640             | IA32_MCO_CTL2  | MSR to enable/disable CMCI capability for bank 0. (R/W) | If IA32_MCG_CAP[10] = 1<br>&& IA32_MCG_CAP[7:0] >       |
|      |                 |  | See Section 16.3.2.5, "IA32_MCi_CTL2<br>MSRs."          | 0   |
|      |                 | 14:0   | Corrected error count threshold.                        |   |
|      |                 | 29:15  | Reserved  |   |
|      |                 | 30   | CMCI_EN   |   |
|      |                 | 63:31  | Reserved  |   |
| 281H | 641             | IA32_MC1_CTL2  | (R/W) Same fields as IA32_MC0_CTL2.                     | If IA32_MCG_CAP[10] = 1<br>&& IA32_MCG_CAP[7:0] ><br>1  |
| 282H | 642             | IA32_MC2_CTL2  | (R/W) Same fields as IA32_MC0_CTL2.                     | If IA32_MCG_CAP[10] = 1<br>&& IA32_MCG_CAP[7:0] ><br>2  |
| 283H | 643             | IA32_MC3_CTL2  | (R/W) Same fields as IA32_MC0_CTL2.                     | If IA32_MCG_CAP[10] = 1<br>&& IA32_MCG_CAP[7:0] ><br>3  |
| 284H | 644             | IA32_MC4_CTL2  | (R/W) Same fields as IA32_MCO_CTL2.                     | If IA32_MCG_CAP[10] = 1<br>&& IA32_MCG_CAP[7:0] ><br>4  |
| 285H | 645             | IA32_MC5_CTL2  | (R/W) Same fields as IA32_MCO_CTL2.                     | If IA32_MCG_CAP[10] = 1<br>&& IA32_MCG_CAP[7:0] ><br>5  |
| 286H | 646             | IA32_MC6_CTL2  | (R/W) Same fields as IA32_MCO_CTL2.                     | If IA32_MCG_CAP[10] = 1<br>&& IA32_MCG_CAP[7:0] ><br>6  |
| 287H | 647             | IA32_MC7_CTL2  | (R/W) Same fields as IA32_MCO_CTL2.                     | If IA32_MCG_CAP[10] = 1<br>&& IA32_MCG_CAP[7:0] ><br>7  |
| 288H | 648             | IA32_MC8_CTL2  | (R/W) Same fields as IA32_MCO_CTL2.                     | If IA32_MCG_CAP[10] = 1<br>&& IA32_MCG_CAP[7:0] ><br>8  |
| 289H | 649             | IA32_MC9_CTL2  | (R/W) Same fields as IA32_MC0_CTL2.                     | If IA32_MCG_CAP[10] = 1<br>&& IA32_MCG_CAP[7:0] ><br>9  |
| 28AH | 650             | IA32_MC10_CTL2   | (R/W) Same fields as IA32_MC0_CTL2.                     | If IA32_MCG_CAP[10] = 1<br>&& IA32_MCG_CAP[7:0] ><br>10 |
| 28BH | 651             | IA32_MC11_CTL2   | (R/W) Same fields as IA32_MCO_CTL2.                     | If IA32_MCG_CAP[10] = 1<br>&& IA32_MCG_CAP[7:0] ><br>11 |
| 28CH | 652             | IA32_MC12_CTL2   | (R/W) Same fields as IA32_MC0_CTL2.                     | If IA32_MCG_CAP[10] = 1<br>&& IA32_MCG_CAP[7:0] ><br>12 |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|      | gister<br>dress | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description                 | Comment   |
|------|-----------------|--|-------------------------------------|---|
| Hex  | Decimal         |  | •                                   |   |
| 28DH | 653             | IA32_MC13_CTL2   | (R/W) Same fields as IA32_MC0_CTL2. | If IA32_MCG_CAP[10] = 1<br>&& IA32_MCG_CAP[7:0] ><br>13 |
| 28EH | 654             | IA32_MC14_CTL2   | (R/W) Same fields as IA32_MC0_CTL2. | If IA32_MCG_CAP[10] = 1<br>&& IA32_MCG_CAP[7:0] ><br>14 |
| 28FH | 655             | IA32_MC15_CTL2   | (R/W) Same fields as IA32_MC0_CTL2. | If IA32_MCG_CAP[10] = 1<br>&& IA32_MCG_CAP[7:0] ><br>15 |
| 290H | 656             | IA32_MC16_CTL2   | (R/W) Same fields as IA32_MC0_CTL2. | If IA32_MCG_CAP[10] = 1<br>&& IA32_MCG_CAP[7:0] ><br>16 |
| 291H | 657             | IA32_MC17_CTL2   | (R/W) Same fields as IA32_MC0_CTL2. | If IA32_MCG_CAP[10] = 1<br>&& IA32_MCG_CAP[7:0] ><br>17 |
| 292H | 658             | IA32_MC18_CTL2   | (R/W) Same fields as IA32_MC0_CTL2. | If IA32_MCG_CAP[10] = 1<br>&& IA32_MCG_CAP[7:0] ><br>18 |
| 293H | 659             | IA32_MC19_CTL2   | (R/W) Same fields as IA32_MC0_CTL2. | If IA32_MCG_CAP[10] = 1<br>&& IA32_MCG_CAP[7:0] ><br>19 |
| 294H | 660             | IA32_MC20_CTL2   | (R/W) Same fields as IA32_MC0_CTL2. | If IA32_MCG_CAP[10] = 1<br>&& IA32_MCG_CAP[7:0] ><br>20 |
| 295H | 661             | IA32_MC21_CTL2   | (R/W) Same fields as IA32_MC0_CTL2. | If IA32_MCG_CAP[10] = 1<br>&& IA32_MCG_CAP[7:0] ><br>21 |
| 296H | 662             | IA32_MC22_CTL2   | (R/W) Same fields as IA32_MC0_CTL2. | If IA32_MCG_CAP[10] = 1<br>&& IA32_MCG_CAP[7:0] ><br>22 |
| 297H | 663             | IA32_MC23_CTL2   | (R/W) Same fields as IA32_MC0_CTL2. | If IA32_MCG_CAP[10] = 1<br>&& IA32_MCG_CAP[7:0] ><br>23 |
| 298H | 664             | IA32_MC24_CTL2   | (R/W) Same fields as IA32_MC0_CTL2. | If IA32_MCG_CAP[10] = 1<br>&& IA32_MCG_CAP[7:0] ><br>24 |
| 299H | 665             | IA32_MC25_CTL2   | (R/W) Same fields as IA32_MC0_CTL2. | If IA32_MCG_CAP[10] = 1<br>&& IA32_MCG_CAP[7:0] ><br>25 |
| 29AH | 666             | IA32_MC26_CTL2   | (R/W) Same fields as IA32_MC0_CTL2. | If IA32_MCG_CAP[10] = 1<br>&& IA32_MCG_CAP[7:0] ><br>26 |
| 29BH | 667             | IA32_MC27_CTL2   | (R/W) Same fields as IA32_MC0_CTL2. | If IA32_MCG_CAP[10] = 1<br>&& IA32_MCG_CAP[7:0] ><br>27 |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|      | jister<br>dress | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description   | Comment   |
|------|-----------------|--|---|---|
| Hex  | Decimal         |  |   |   |
| 29CH | 668             | IA32_MC28_CTL2   | (R/W) Same fields as IA32_MC0_CTL2.   | If IA32_MCG_CAP[10] = 1<br>&& IA32_MCG_CAP[7:0] ><br>28 |
| 29DH | 669             | IA32_MC29_CTL2   | (R/W) Same fields as IA32_MC0_CTL2.   | If IA32_MCG_CAP[10] = 1<br>&& IA32_MCG_CAP[7:0] ><br>29 |
| 29EH | 670             | IA32_MC30_CTL2   | (R/W) Same fields as IA32_MC0_CTL2.   | If IA32_MCG_CAP[10] = 1<br>&& IA32_MCG_CAP[7:0] ><br>30 |
| 29FH | 671             | IA32_MC31_CTL2   | (R/W) Same fields as IA32_MC0_CTL2.   | If IA32_MCG_CAP[10] = 1<br>&& IA32_MCG_CAP[7:0] ><br>31 |
| 2FFH | 767             | IA32_MTRR_DEF_TYPE                                       | MTRRdefType (R/W)   | If CPUID.01H:<br>EDX.MTRR[12] =1                        |
|      |                 | 2:0  | Default Memory Type   |   |
|      |                 | 9:3  | Reserved  |   |
|      |                 | 10   | Fixed Range MTRR Enable   |   |
|      |                 | 11   | MTRR Enable   |   |
|      |                 | 63:12  | Reserved  |   |
| 309H | 777             | IA32_FIXED_CTR0  | Fixed-Function Performance Counter 0 (R/W): Counts Instr_Retired.Any.                 | If CPUID.OAH: EDX[4:0] > 0                              |
| 30AH | 778             | IA32_FIXED_CTR1  | Fixed-Function Performance Counter 1 (R/W): Counts CPU_CLK_Unhalted.Core.             | If CPUID.OAH: EDX[4:0] > 1                              |
| 30BH | 779             | IA32_FIXED_CTR2  | Fixed-Function Performance Counter 2 (R/W): Counts CPU_CLK_Unhalted.Ref.              | If CPUID.OAH: EDX[4:0] > 2                              |
| 345H | 837             | IA32_PERF_CAPABILITIES                                   | Read Only MSR that enumerates the existence of performance monitoring features. (R/O) | If CPUID.01H: ECX[15] = 1                               |
|      |                 | 5:0  | LBR format  |   |
|      |                 | 6  | PEBS Trap   |   |
|      |                 | 7  | PEBSSaveArchRegs  |   |
|      |                 | 11:8   | PEBS Record Format  |   |
|      |                 | 12   | 1: Freeze while SMM is supported.   |   |
|      |                 | 13   | 1: Full width of counter writable via IA32_A_PMCx.                                    |   |
|      |                 | 14   | PEBS_BASELINE   |   |
|      |                 | 15   | 1: Performance metrics available.   |   |
|      |                 | 16   | 1: PEBS output will be written into the Intel PT trace stream.                        | If CPUID.0x7.0.EBX[25]=1                                |
|      |                 | 63:17  | Reserved  |   |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|      | gister<br>dress | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description   | Comment   |
|------|-----------------|--|---|---|
| Hex  | Decimal         |  |   |   |
| 38DH | 909             | IA32_FIXED_CTR_CTRL                                      | Fixed-Function Performance Counter<br>Control (R/W)   | If CPUID.OAH: EAX[7:0] > 1                          |
|      |                 |  | Counter increments while the results of ANDing respective enable bit in IA32_PERF_GLOBAL_CTRL with the corresponding OS or USR bits in this MSR is true.  |   |
|      |                 | 0  | ENO_OS: Enable Fixed Counter 0 to count while CPL = 0.  |   |
|      |                 | 1  | ENO_Usr: Enable Fixed Counter 0 to count while CPL > 0.   |   |
|      |                 | 2  | AnyThr0: When set to 1, it enables counting the associated event conditions occurring across all logical processors sharing a processor core. When set to 0, the counter only increments the associated event conditions occurring in the logical processor which programmed the MSR. | If CPUID.0AH:EAX[7:0] > 2<br>&& CPUID.0AH:EDX[15]=0 |
|      |                 | 3  | ENO_PMI: Enable PMI when fixed counter 0 overflows.   |   |
|      |                 | 4  | EN1_OS: Enable Fixed Counter 1 to count while CPL = 0.  |   |
|      |                 | 5  | EN1_Usr: Enable Fixed Counter 1to count while CPL > 0.  |   |
|      |                 | 6  | AnyThr1: When set to 1, it enables counting the associated event conditions occurring across all logical processors sharing a processor core. When set to 0, the counter only increments the associated event conditions occurring in the logical processor which programmed the MSR. | If CPUID.OAH:EAX[7:0] > 2<br>&& CPUID.OAH:EDX[15]=0 |
|      |                 | 7  | EN1_PMI: Enable PMI when fixed counter 1 overflows.   |   |
|      |                 | 8  | EN2_OS: Enable Fixed Counter 2 to count while CPL = 0.  |   |
|      |                 | 9  | EN2_Usr: Enable Fixed Counter 2 to count while CPL > 0.   |   |
|      |                 | 10   | AnyThr2: When set to 1, it enables counting the associated event conditions occurring across all logical processors sharing a processor core. When set to 0, the counter only increments the associated event conditions occurring in the logical processor which programmed the MSR. | If CPUID.OAH:EAX[7:0] > 2<br>&& CPUID.OAH:EDX[15]=0 |
|      |                 | 11   | EN2_PMI: Enable PMI when fixed counter 2 overflows.   |   |

Table 2-2. IA-32 Architectural MSRs (Contd.)

| Register<br>Address |         | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description   | Comment  |
|---------------------|---------|--|---|--|
| Hex                 | Decimal |  |   |  |
|                     |         | 12   | EN3_OS: Enable Fixed Counter 3 to count while CPL = 0.  |  |
|                     |         | 13   | EN3_Usr: Enable Fixed Counter 3 to count while CPL > 0.   |  |
|                     |         | 14   | Reserved  |  |
|                     |         | 15   | EN3_PMI: Enable PMI when fixed counter 3 overflows.   |  |
|                     |         | 63:16  | Reserved  |  |
| 38EH                | 910     | IA32_PERF_GLOBAL_STATUS                                  | Global Performance Counter Status (R/O)   | If CPUID.OAH: EAX[7:0] > 0<br>II (CPUID.(EAX=07H,<br>ECX=0):EBX[25] = 1 &&<br>CPUID.(EAX=014H,<br>ECX=0):ECX[0] = 1) |
|                     |         | 0  | Ovf_PMCO: Overflow status of IA32_PMCO.   | If CPUID.OAH: EAX[15:8] > 0  |
|                     |         | 1  | Ovf_PMC1: Overflow status of IA32_PMC1.   | If CPUID.OAH: EAX[15:8] > 1  |
|                     |         | 2  | Ovf_PMC2: Overflow status of IA32_PMC2.   | If CPUID.OAH: EAX[15:8] > 2  |
|                     |         | 3  | Ovf_PMC3: Overflow status of IA32_PMC3.   | If CPUID.OAH: EAX[15:8] > 3  |
|                     |         | n  | Ovf_PMCn: Overflow status of IA32_PMCn.   | If CPUID.OAH: EAX[15:8] > n  |
|                     |         | 31:n+1   | Reserved  |  |
|                     |         | 32   | Ovf_FixedCtr0: Overflow status of IA32_FIXED_CTR0.  | If CPUID.OAH: EAX[7:0] > 1   |
|                     |         | 33   | Ovf_FixedCtr1: Overflow status of IA32_FIXED_CTR1.  | If CPUID.OAH: EAX[7:0] > 1   |
|                     |         | 34   | Ovf_FixedCtr2: Overflow status of IA32_FIXED_CTR2.  | If CPUID.OAH: EAX[7:0] > 1   |
|                     |         | 47:35  | Reserved  |  |
|                     |         | 48   | OVF_PERF_METRICS: If this bit is set, it indicates that PERF_METRIC counter has overflowed and a PMI is triggered; however, an overflow of fixed counter 3 should normally happen first. If this bit is clear no overflow occurred. |  |
|                     |         | 54:49  | Reserved  |  |
|                     |         | 55   | Trace_ToPA_PMI: A PMI occurred due to a ToPA entry memory buffer that was completely filled.  | If CPUID.(EAX=07H,<br>ECX=0):EBX[25] = 1 &&<br>CPUID.(EAX=014H,<br>ECX=0):ECX[0] = 1                                 |
|                     |         | 57:56  | Reserved  |  |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|      | gister<br>dress | Architectural MSR Name / Bit Fields (Former MSR Name) | MSR/Bit Description   | Comment  |
|------|-----------------|---|---|--|
| Hex  | Decimal         |   |   |  |
|      |                 | 58  | LBR_Frz. LBRs are frozen due to:  IA32_DEBUGCTL_FREEZE_LBR_ON_PMI=1.  The LBR stack overflowed.   | If CPUID.OAH: EAX[7:0] > 3                                   |
|      |                 | 59  | CTR_Frz. Performance counters in the core PMU are frozen due to:  | If CPUID.OAH: EAX[7:0] > 3                                   |
|      |                 |   | <ul> <li>IA32_DEBUGCTL.FREEZE_PERFMON_ON_<br/>PMI=1.</li> <li>One or more core PMU counters<br/>overflowed.</li> </ul>  |  |
|      |                 | 60  | ASCI: Data in the performance counters in the core PMU may include contributions from the direct or indirect operation Intel SGX to protect an enclave.   | If CPUID.(EAX=07H,<br>ECX=0):EBX[2] = 1                      |
|      |                 | 61  | Ovf_Uncore: Uncore counter overflow status.   | If CPUID.OAH: EAX[7:0] > 2                                   |
|      |                 | 62  | OvfBuf: DS SAVE area Buffer overflow status.  | If CPUID.OAH: EAX[7:0] > 0                                   |
|      |                 | 63  | CondChgd: Status bits of this register have changed.  | If CPUID.OAH: EAX[7:0] > 0                                   |
| 38FH | 911             | IA32_PERF_GLOBAL_CTRL                                 | Global Performance Counter Control (R/W) Counter increments while the result of ANDing the respective enable bit in this MSR with the corresponding OS or USR bits in the general-purpose or fixed counter control MSR is true. | If CPUID.0AH: EAX[7:0] > 0                                   |
|      |                 | 0   | EN_PMCO   | If CPUID.OAH: EAX[15:8] > 0                                  |
|      |                 | 1   | EN_PMC1   | If CPUID.OAH: EAX[15:8] > 1                                  |
|      |                 | 2   | EN_PMC2   | If CPUID.OAH: EAX[15:8] > 2                                  |
|      |                 | n   | EN_PMCn   | If CPUID.OAH: EAX[15:8] > n                                  |
|      |                 | 31:n+1  | Reserved  |  |
|      |                 | 32  | EN_FIXED_CTR0   | If CPUID.OAH: EDX[4:0] > 0                                   |
|      |                 | 33  | EN_FIXED_CTR1   | If CPUID.OAH: EDX[4:0] > 1                                   |
|      |                 | 34  | EN_FIXED_CTR2   | If CPUID.OAH: EDX[4:0] > 2                                   |
|      |                 | 47:35   | Reserved  |  |
|      |                 | 48  | EN_PERF_METRICS: If this bit is set and fixed counter 3 is effectively enabled, built-in performance metrics are enabled.   |  |
|      |                 | 63:49   | Reserved  |  |
| 390H | 912             | IA32_PERF_GLOBAL_OVF_CTRL                             | Global Performance Counter Overflow<br>Control (R/W)  | If CPUID.0AH: EAX[7:0] > 0<br>&& CPUID.0AH: EAX[7:0]<br><= 3 |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|      | gister<br>dress |                               | MSR/Bit Description   | Comment  |
|------|-----------------|-------------------------------|---|--|
| Hex  | Decimal         |                               |   |  |
|      |                 | 0                             | Set 1 to Clear Ovf_PMCO bit.  | If CPUID.OAH: EAX[15:8] > 0  |
|      |                 | 1                             | Set 1 to Clear Ovf_PMC1 bit.  | If CPUID.OAH: EAX[15:8] > 1  |
|      |                 | 2                             | Set 1 to Clear Ovf_PMC2 bit.  | If CPUID.OAH: EAX[15:8] > 2  |
|      |                 | n                             | Set 1 to Clear Ovf_PMCn bit.  | If CPUID.OAH: EAX[15:8] > n  |
|      |                 | 31:n                          | Reserved  |  |
|      |                 | 32                            | Set 1 to Clear Ovf_FIXED_CTR0 bit.  | If CPUID.OAH: EDX[4:0] > 0   |
|      |                 | 33                            | Set 1 to Clear Ovf_FIXED_CTR1 bit.  | If CPUID.OAH: EDX[4:0] > 1   |
|      |                 | 34                            | Set 1 to Clear Ovf_FIXED_CTR2 bit.  | If CPUID.OAH: EDX[4:0] > 2   |
|      |                 | 54:35                         | Reserved  |  |
|      |                 | 55                            | Set 1 to Clear Trace_ToPA_PMI bit.  | If (CPUID.(EAX=07H,<br>ECX=0):EBX[25] = 1) &&<br>IA32_RTIT_CTL.ToPA = 1  |
|      |                 | 60:56                         | Reserved  |  |
|      |                 | 61                            | Set 1 to Clear Ovf_Uncore bit.  | 06_2EH   |
|      |                 | 62                            | Set 1 to Clear OvfBuf bit.  | If CPUID.OAH: EAX[7:0] > 0   |
|      |                 | 63                            | Set 1 to clear CondChgd bit.  | If CPUID.OAH: EAX[7:0] > 0   |
| 390H | 912             | IA32_PERF_GLOBAL_STATUS_RESET | Global Performance Counter Overflow<br>Reset Control (R/W)  | If CPUID.OAH: EAX[7:0] > 3<br>II (CPUID.(EAX=07H,<br>ECX=0):EBX[25] = 1 &&<br>CPUID.(EAX=014H,<br>ECX=0):ECX[0] = 1) |
|      |                 | 0                             | Set 1 to Clear Ovf_PMCO bit.  | If CPUID.OAH: EAX[15:8] > 0  |
|      |                 | 1                             | Set 1 to Clear Ovf_PMC1 bit.  | If CPUID.OAH: EAX[15:8] > 1  |
|      |                 | 2                             | Set 1 to Clear Ovf_PMC2 bit.  | If CPUID.OAH: EAX[15:8] > 2  |
|      |                 | n                             | Set 1 to Clear Ovf_PMCn bit.  | If CPUID.OAH: EAX[15:8] > n  |
|      |                 | 31:n                          | Reserved  |  |
|      |                 | 32                            | Set 1 to Clear Ovf_FIXED_CTR0 bit.  | If CPUID.OAH: EDX[4:0] > 0   |
|      |                 | 33                            | Set 1 to Clear Ovf_FIXED_CTR1 bit.  | If CPUID.OAH: EDX[4:0] > 1   |
|      |                 | 34                            | Set 1 to Clear Ovf_FIXED_CTR2 bit.  | If CPUID.OAH: EDX[4:0] > 2   |
|      |                 | 47:35                         | Reserved  |  |
|      |                 | 48                            | RESET_OVF_PERF_METRICS: If this bit is set, it will clear the status bit in the IA32_PERF_GLOBAL_STATUS register for the PERF_METRICS counters. |  |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|      | gister<br>dress | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description   | Comment  |
|------|-----------------|--|---|--|
| Hex  | Decimal         |  |   |  |
|      |                 | 54:49  | Reserved  |  |
|      |                 | 55   | Set 1 to Clear Trace_ToPA_PMI bit.  | If CPUID.(EAX=07H,<br>ECX=0):EBX[25] = 1 &&<br>CPUID.(EAX=014H,<br>ECX=0):ECX[0] = 1                                 |
|      |                 | 57:56  | Reserved  |  |
|      |                 | 58   | Set 1 to Clear LBR_Frz bit.   | If CPUID.OAH: EAX[7:0] > 3   |
|      |                 | 59   | Set 1 to Clear CTR_Frz bit.   | If CPUID.OAH: EAX[7:0] > 3   |
|      |                 | 58   | Set 1 to Clear ASCI bit.  | If CPUID.OAH: EAX[7:0] > 3   |
|      |                 | 61   | Set 1 to Clear Ovf_Uncore bit.  | 06_2EH   |
|      |                 | 62   | Set 1 to Clear OvfBuf bit.  | If CPUID.OAH: EAX[7:0] > 0   |
|      |                 | 63   | Set 1 to clear CondChgd bit.  | If CPUID.OAH: EAX[7:0] > 0   |
| 391H | 913             | IA32_PERF_GLOBAL_STATUS_SET                              | Global Performance Counter Overflow Set<br>Control (R/W)  | If CPUID.OAH: EAX[7:0] > 3<br>II (CPUID.(EAX=07H,<br>ECX=0):EBX[25] = 1 &&<br>CPUID.(EAX=014H,<br>ECX=0):ECX[0] = 1) |
|      |                 | 0  | Set 1 to cause Ovf_PMC0 = 1.  | If CPUID.OAH: EAX[7:0] > 3   |
|      |                 | 1  | Set 1 to cause Ovf_PMC1 = 1.  | If CPUID.OAH: EAX[15:8] > 1  |
|      |                 | 2  | Set 1 to cause Ovf_PMC2 = 1.  | If CPUID.OAH: EAX[15:8] > 2  |
|      |                 | n  | Set 1 to cause Ovf_PMCn = 1.  | If CPUID.OAH: EAX[15:8] > n  |
|      |                 | 31:n   | Reserved  |  |
|      |                 | 32   | Set 1 to cause Ovf_FIXED_CTR0 = 1.  | If CPUID.OAH: EAX[7:0] > 3   |
|      |                 | 33   | Set 1 to cause Ovf_FIXED_CTR1 = 1.  | If CPUID.OAH: EAX[7:0] > 3   |
|      |                 | 34   | Set 1 to cause Ovf_FIXED_CTR2 = 1.  | If CPUID.OAH: EAX[7:0] > 3   |
|      |                 | 47:35  | Reserved  |  |
|      |                 | 48   | SET_OVF_PERF_METRICS: If this bit is set, it will set the status bit in the IA32_PERF_GLOBAL_STATUS register for the PERF_METRICS counters. |  |
|      |                 | 54:49  | Reserved  |  |
|      |                 | 55   | Set 1 to cause Trace_ToPA_PMI = 1.  | If CPUID.(EAX=07H,<br>ECX=0):EBX[25] = 1 &&<br>CPUID.(EAX=014H,<br>ECX=0):ECX[0] = 1                                 |
|      |                 | 57:56  | Reserved  |  |
|      |                 | 58   | Set 1 to cause LBR_Frz = 1.   | If CPUID.OAH: EAX[7:0] > 3   |
|      |                 | 59   | Set 1 to cause CTR_Frz = 1.   | If CPUID.OAH: EAX[7:0] > 3   |
|      |                 | 58   | Set 1 to cause ASCI = 1.  | If CPUID.OAH: EAX[7:0] > 3   |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|      | gister<br>dress | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description                                    | Comment                     |
|------|-----------------|--|--|-----------------------------|
| Hex  | Decimal         |  |  |                             |
|      |                 | 61   | Set 1 to cause Ovf_Uncore = 1.                         | If CPUID.OAH: EAX[7:0] > 3  |
|      |                 | 62   | Set 1 to cause OvfBuf = 1.                             | If CPUID.OAH: EAX[7:0] > 3  |
|      |                 | 63   | Reserved   |                             |
| 392H | 914             | IA32_PERF_GLOBAL_INUSE                                   | Indicator that core perfmon interface is in use. (R/O) | If CPUID.OAH: EAX[7:0] > 3  |
|      |                 | 0  | IA32_PERFEVTSEL0 in use.                               |                             |
|      |                 | 1  | IA32_PERFEVTSEL1 in use.                               | If CPUID.OAH: EAX[15:8] > 1 |
|      |                 | 2  | IA32_PERFEVTSEL2 in use.                               | If CPUID.OAH: EAX[15:8] > 2 |
|      |                 | n  | IA32_PERFEVTSELn in use.                               | If CPUID.OAH: EAX[15:8] > n |
|      |                 | 31:n+1   | Reserved   |                             |
|      |                 | 32   | IA32_FIXED_CTR0 in use.                                |                             |
|      |                 | 33   | IA32_FIXED_CTR1 in use.                                |                             |
|      |                 | 34   | IA32_FIXED_CTR2 in use.                                |                             |
|      |                 | 62:35  | Reserved or model specific.                            |                             |
|      |                 | 63   | PMI in use.  |                             |
| 3F1H | 1009            | IA32_PEBS_ENABLE   | PEBS Control (R/W)                                     |                             |
|      |                 | 0  | Enable PEBS on IA32_PMC0.                              | 06_0FH                      |
|      |                 | 3:1  | Reserved or model specific.                            |                             |
|      |                 | 31:4   | Reserved   |                             |
|      |                 | 35:32  | Reserved or model specific.                            |                             |
|      |                 | 63:36  | Reserved   |                             |
| 400H | 1024            | IA32_MC0_CTL   | MCO_CTL  | If IA32_MCG_CAP.CNT >0      |
| 401H | 1025            | IA32_MC0_STATUS  | MCO_STATUS   | If IA32_MCG_CAP.CNT >0      |
| 402H | 1026            | IA32_MCO_ADDR <sup>1</sup>                               | MCO_ADDR   | If IA32_MCG_CAP.CNT >0      |
| 403H | 1027            | IA32_MC0_MISC  | MCO_MISC   | If IA32_MCG_CAP.CNT >0      |
| 404H | 1028            | IA32_MC1_CTL   | MC1_CTL  | If IA32_MCG_CAP.CNT >1      |
| 405H | 1029            | IA32_MC1_STATUS  | MC1_STATUS   | If IA32_MCG_CAP.CNT >1      |
| 406H | 1030            | IA32_MC1_ADDR <sup>2</sup>                               | MC1_ADDR   | If IA32_MCG_CAP.CNT >1      |
| 407H | 1031            | IA32_MC1_MISC  | MC1_MISC   | If IA32_MCG_CAP.CNT >1      |
| 408H | 1032            | IA32_MC2_CTL   | MC2_CTL  | If IA32_MCG_CAP.CNT >2      |
| 409H | 1033            | IA32_MC2_STATUS  | MC2_STATUS   | If IA32_MCG_CAP.CNT >2      |
| 40AH | 1034            | IA32_MC2_ADDR <sup>1</sup>                               | MC2_ADDR   | If IA32_MCG_CAP.CNT >2      |
| 40BH | 1035            | IA32_MC2_MISC  | MC2_MISC   | If IA32_MCG_CAP.CNT >2      |
| 40CH | 1036            | IA32_MC3_CTL   | MC3_CTL  | If IA32_MCG_CAP.CNT >3      |
| 40DH | 1037            | IA32_MC3_STATUS  | MC3_STATUS   | If IA32_MCG_CAP.CNT >3      |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|      | gister<br>dress | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description | Comment                 |
|------|-----------------|--|---------------------|-------------------------|
| Hex  | Decimal         |  |                     |                         |
| 40EH | 1038            | IA32_MC3_ADDR <sup>1</sup>                               | MC3_ADDR            | If IA32_MCG_CAP.CNT >3  |
| 40FH | 1039            | IA32_MC3_MISC  | MC3_MISC            | If IA32_MCG_CAP.CNT >3  |
| 410H | 1040            | IA32_MC4_CTL   | MC4_CTL             | If IA32_MCG_CAP.CNT >4  |
| 411H | 1041            | IA32_MC4_STATUS  | MC4_STATUS          | If IA32_MCG_CAP.CNT >4  |
| 412H | 1042            | IA32_MC4_ADDR <sup>1</sup>                               | MC4_ADDR            | If IA32_MCG_CAP.CNT >4  |
| 413H | 1043            | IA32_MC4_MISC  | MC4_MISC            | If IA32_MCG_CAP.CNT >4  |
| 414H | 1044            | IA32_MC5_CTL   | MC5_CTL             | If IA32_MCG_CAP.CNT >5  |
| 415H | 1045            | IA32_MC5_STATUS  | MC5_STATUS          | If IA32_MCG_CAP.CNT >5  |
| 416H | 1046            | IA32_MC5_ADDR <sup>1</sup>                               | MC5_ADDR            | If IA32_MCG_CAP.CNT >5  |
| 417H | 1047            | IA32_MC5_MISC  | MC5_MISC            | If IA32_MCG_CAP.CNT >5  |
| 418H | 1048            | IA32_MC6_CTL   | MC6_CTL             | If IA32_MCG_CAP.CNT >6  |
| 419H | 1049            | IA32_MC6_STATUS  | MC6_STATUS          | If IA32_MCG_CAP.CNT >6  |
| 41AH | 1050            | IA32_MC6_ADDR <sup>1</sup>                               | MC6_ADDR            | If IA32_MCG_CAP.CNT >6  |
| 41BH | 1051            | IA32_MC6_MISC  | MC6_MISC            | If IA32_MCG_CAP.CNT >6  |
| 41CH | 1052            | IA32_MC7_CTL   | MC7_CTL             | If IA32_MCG_CAP.CNT >7  |
| 41DH | 1053            | IA32_MC7_STATUS  | MC7_STATUS          | If IA32_MCG_CAP.CNT >7  |
| 41EH | 1054            | IA32_MC7_ADDR <sup>1</sup>                               | MC7_ADDR            | If IA32_MCG_CAP.CNT >7  |
| 41FH | 1055            | IA32_MC7_MISC  | MC7_MISC            | If IA32_MCG_CAP.CNT >7  |
| 420H | 1056            | IA32_MC8_CTL   | MC8_CTL             | If IA32_MCG_CAP.CNT >8  |
| 421H | 1057            | IA32_MC8_STATUS  | MC8_STATUS          | If IA32_MCG_CAP.CNT >8  |
| 422H | 1058            | IA32_MC8_ADDR <sup>1</sup>                               | MC8_ADDR            | If IA32_MCG_CAP.CNT >8  |
| 423H | 1059            | IA32_MC8_MISC  | MC8_MISC            | If IA32_MCG_CAP.CNT >8  |
| 424H | 1060            | IA32_MC9_CTL   | MC9_CTL             | If IA32_MCG_CAP.CNT >9  |
| 425H | 1061            | IA32_MC9_STATUS  | MC9_STATUS          | If IA32_MCG_CAP.CNT >9  |
| 426H | 1062            | IA32_MC9_ADDR <sup>1</sup>                               | MC9_ADDR            | If IA32_MCG_CAP.CNT >9  |
| 427H | 1063            | IA32_MC9_MISC  | MC9_MISC            | If IA32_MCG_CAP.CNT >9  |
| 428H | 1064            | IA32_MC10_CTL  | MC10_CTL            | If IA32_MCG_CAP.CNT >10 |
| 429H | 1065            | IA32_MC10_STATUS   | MC10_STATUS         | If IA32_MCG_CAP.CNT >10 |
| 42AH | 1066            | IA32_MC10_ADDR <sup>1</sup>                              | MC10_ADDR           | If IA32_MCG_CAP.CNT >10 |
| 42BH | 1067            | IA32_MC10_MISC   | MC10_MISC           | If IA32_MCG_CAP.CNT >10 |
| 42CH | 1068            | IA32_MC11_CTL  | MC11_CTL            | If IA32_MCG_CAP.CNT >11 |
| 42DH | 1069            | IA32_MC11_STATUS   | MC11_STATUS         | If IA32_MCG_CAP.CNT >11 |
| 42EH | 1070            | IA32_MC11_ADDR <sup>1</sup>                              | MC11_ADDR           | If IA32_MCG_CAP.CNT >11 |
| 42FH | 1071            | IA32_MC11_MISC   | MC11_MISC           | If IA32_MCG_CAP.CNT >11 |
| 430H | 1072            | IA32_MC12_CTL  | MC12_CTL            | If IA32_MCG_CAP.CNT >12 |
| 431H | 1073            | IA32_MC12_STATUS   | MC12_STATUS         | If IA32_MCG_CAP.CNT >12 |
| 432H | 1074            | IA32_MC12_ADDR <sup>1</sup>                              | MC12_ADDR           | If IA32_MCG_CAP.CNT >12 |

Table 2-2. IA-32 Architectural MSRs (Contd.)

| Register<br>Address |         | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description  | Comment                 |
|---------------------|---------|--|----------------------|-------------------------|
| Hex                 | Decimal | (Former Mak Name)  | PISK/BIT Description | Comment                 |
| 433H                | 1075    | IA32_MC12_MISC   | MC12_MISC            | If IA32_MCG_CAP.CNT >12 |
| 434H                | 1076    | IA32_MC13_CTL  | MC13_CTL             | If IA32_MCG_CAP.CNT >13 |
| 435H                | 1077    | IA32_MC13_STATUS   | MC13_STATUS          | If IA32_MCG_CAP.CNT >13 |
| 436H                | 1078    | IA32_MC13_ADDR <sup>1</sup>                              | MC13_ADDR            | If IA32_MCG_CAP.CNT >13 |
| 437H                | 1079    | IA32_MC13_MISC   | MC13_MISC            | If IA32_MCG_CAP.CNT >13 |
| 438H                | 1080    | IA32_MC14_CTL  | MC14_CTL             | If IA32_MCG_CAP.CNT >14 |
| 439H                | 1081    | IA32_MC14_STATUS   | MC14_STATUS          | If IA32_MCG_CAP.CNT >14 |
| 43AH                | 1082    | IA32_MC14_ADDR <sup>1</sup>                              | MC14_ADDR            | If IA32_MCG_CAP.CNT >14 |
| 43BH                | 1083    | IA32_MC14_MISC   | MC14_MISC            | If IA32_MCG_CAP.CNT >14 |
| 43CH                | 1084    | IA32_MC15_CTL  | MC15_CTL             | If IA32_MCG_CAP.CNT >15 |
| 43DH                | 1085    | IA32_MC15_STATUS   | MC15_STATUS          | If IA32_MCG_CAP.CNT >15 |
| 43EH                | 1086    | IA32_MC15_ADDR <sup>1</sup>                              | MC15_ADDR            | If IA32_MCG_CAP.CNT >15 |
| 43FH                | 1087    | IA32_MC15_MISC   | MC15_MISC            | If IA32_MCG_CAP.CNT >15 |
| 440H                | 1088    | IA32_MC16_CTL  | MC16_CTL             | If IA32_MCG_CAP.CNT >16 |
| 441H                | 1089    | IA32_MC16_STATUS   | MC16_STATUS          | If IA32_MCG_CAP.CNT >16 |
| 442H                | 1090    | IA32_MC16_ADDR <sup>1</sup>                              | MC16_ADDR            | If IA32_MCG_CAP.CNT >16 |
| 443H                | 1091    | IA32_MC16_MISC   | MC16_MISC            | If IA32_MCG_CAP.CNT >16 |
| 444H                | 1092    | IA32_MC17_CTL  | MC17_CTL             | If IA32_MCG_CAP.CNT >17 |
| 445H                | 1093    | IA32_MC17_STATUS   | MC17_STATUS          | If IA32_MCG_CAP.CNT >17 |
| 446H                | 1094    | IA32_MC17_ADDR <sup>1</sup>                              | MC17_ADDR            | If IA32_MCG_CAP.CNT >17 |
| 447H                | 1095    | IA32_MC17_MISC   | MC17_MISC            | If IA32_MCG_CAP.CNT >17 |
| 448H                | 1096    | IA32_MC18_CTL  | MC18_CTL             | If IA32_MCG_CAP.CNT >18 |
| 449H                | 1097    | IA32_MC18_STATUS   | MC18_STATUS          | If IA32_MCG_CAP.CNT >18 |
| 44AH                | 1098    | IA32_MC18_ADDR <sup>1</sup>                              | MC18_ADDR            | If IA32_MCG_CAP.CNT >18 |
| 44BH                | 1099    | IA32_MC18_MISC   | MC18_MISC            | If IA32_MCG_CAP.CNT >18 |
| 44CH                | 1100    | IA32_MC19_CTL  | MC19_CTL             | If IA32_MCG_CAP.CNT >19 |
| 44DH                | 1101    | IA32_MC19_STATUS   | MC19_STATUS          | If IA32_MCG_CAP.CNT >19 |
| 44EH                | 1102    | IA32_MC19_ADDR <sup>1</sup>                              | MC19_ADDR            | If IA32_MCG_CAP.CNT >19 |
| 44FH                | 1103    | IA32_MC19_MISC   | MC19_MISC            | If IA32_MCG_CAP.CNT >19 |
| 450H                | 1104    | IA32_MC20_CTL  | MC20_CTL             | If IA32_MCG_CAP.CNT >20 |
| 451H                | 1105    | IA32_MC20_STATUS   | MC20_STATUS          | If IA32_MCG_CAP.CNT >20 |
| 452H                | 1106    | IA32_MC20_ADDR <sup>1</sup>                              | MC20_ADDR            | If IA32_MCG_CAP.CNT >20 |
| 453H                | 1107    | IA32_MC20_MISC   | MC20_MISC            | If IA32_MCG_CAP.CNT >20 |
| 454H                | 1108    | IA32_MC21_CTL  | MC21_CTL             | If IA32_MCG_CAP.CNT >21 |
| 455H                | 1109    | IA32_MC21_STATUS   | MC21_STATUS          | If IA32_MCG_CAP.CNT >21 |
| 456H                | 1110    | IA32_MC21_ADDR <sup>1</sup>                              | MC21_ADDR            | If IA32_MCG_CAP.CNT >21 |
| 457H                | 1111    | IA32_MC21_MISC   | MC21_MISC            | If IA32_MCG_CAP.CNT >21 |

Table 2-2. IA-32 Architectural MSRs (Contd.)

| Register<br>Address |         | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description  | Comment                  |
|---------------------|---------|--|--|--------------------------|
| Hex                 | Decimal |  |  |                          |
| 458H                | 1112    | IA32_MC22_CTL  | MC22_CTL   | If IA32_MCG_CAP.CNT >22  |
| 459H                | 1113    | IA32_MC22_STATUS   | MC22_STATUS  | If IA32_MCG_CAP.CNT >22  |
| 45AH                | 1114    | IA32_MC22_ADDR <sup>1</sup>                              | MC22_ADDR  | If IA32_MCG_CAP.CNT >22  |
| 45BH                | 1115    | IA32_MC22_MISC   | MC22_MISC  | If IA32_MCG_CAP.CNT >22  |
| 45CH                | 1116    | IA32_MC23_CTL  | MC23_CTL   | If IA32_MCG_CAP.CNT >23  |
| 45DH                | 1117    | IA32_MC23_STATUS   | MC23_STATUS  | If IA32_MCG_CAP.CNT >23  |
| 45EH                | 1118    | IA32_MC23_ADDR <sup>1</sup>                              | MC23_ADDR  | If IA32_MCG_CAP.CNT >23  |
| 45FH                | 1119    | IA32_MC23_MISC   | MC23_MISC  | If IA32_MCG_CAP.CNT >23  |
| 460H                | 1120    | IA32_MC24_CTL  | MC24_CTL   | If IA32_MCG_CAP.CNT >24  |
| 461H                | 1121    | IA32_MC24_STATUS   | MC24_STATUS  | If IA32_MCG_CAP.CNT >24  |
| 462H                | 1122    | IA32_MC24_ADDR <sup>1</sup>                              | MC24_ADDR  | If IA32_MCG_CAP.CNT >24  |
| 463H                | 1123    | IA32_MC24_MISC   | MC24_MISC  | If IA32_MCG_CAP.CNT >24  |
| 464H                | 1124    | IA32_MC25_CTL  | MC25_CTL   | If IA32_MCG_CAP.CNT >25  |
| 465H                | 1125    | IA32_MC25_STATUS   | MC25_STATUS  | If IA32_MCG_CAP.CNT >25  |
| 466H                | 1126    | IA32_MC25_ADDR <sup>1</sup>                              | MC25_ADDR  | If IA32_MCG_CAP.CNT >25  |
| 467H                | 1127    | IA32_MC25_MISC   | MC25_MISC  | If IA32_MCG_CAP.CNT >25  |
| 468H                | 1128    | IA32_MC26_CTL  | MC26_CTL   | If IA32_MCG_CAP.CNT >26  |
| 469H                | 1129    | IA32_MC26_STATUS   | MC26_STATUS  | If IA32_MCG_CAP.CNT >26  |
| 46AH                | 1130    | IA32_MC26_ADDR <sup>1</sup>                              | MC26_ADDR  | If IA32_MCG_CAP.CNT >26  |
| 46BH                | 1131    | IA32_MC26_MISC   | MC26_MISC  | If IA32_MCG_CAP.CNT >26  |
| 46CH                | 1132    | IA32_MC27_CTL  | MC27_CTL   | If IA32_MCG_CAP.CNT >27  |
| 46DH                | 1133    | IA32_MC27_STATUS   | MC27_STATUS  | If IA32_MCG_CAP.CNT >27  |
| 46EH                | 1134    | IA32_MC27_ADDR <sup>1</sup>                              | MC27_ADDR  | If IA32_MCG_CAP.CNT >27  |
| 46FH                | 1135    | IA32_MC27_MISC   | MC27_MISC  | If IA32_MCG_CAP.CNT >27  |
| 470H                | 1136    | IA32_MC28_CTL  | MC28_CTL   | If IA32_MCG_CAP.CNT >28  |
| 471H                | 1137    | IA32_MC28_STATUS   | MC28_STATUS  | If IA32_MCG_CAP.CNT >28  |
| 472H                | 1138    | IA32_MC28_ADDR <sup>1</sup>                              | MC28_ADDR  | If IA32_MCG_CAP.CNT >28  |
| 473H                | 1139    | IA32_MC28_MISC   | MC28_MISC  | If IA32_MCG_CAP.CNT >28  |
| 480H                | 1152    | IA32_VMX_BASIC   | Reporting Register of Basic VMX<br>Capabilities (R/O)                  | If CPUID.01H:ECX.[5] = 1 |
|                     |         |  | See Appendix A.1, "Basic VMX Information."                             |                          |
| 481H                | 1153    | IA32_VMX_PINBASED_CTLS                                   | Capability Reporting Register of Pin-Based VM-Execution Controls (R/O) | If CPUID.01H:ECX.[5] = 1 |
|                     |         |  | See Appendix A.3.1, "Pin-Based VM-<br>Execution Controls."             |                          |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|      | gister<br>dress | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description  | Comment   |
|------|-----------------|--|--|---|
| Hex  | Decimal         |  |  |   |
| 482H | 1154            | IA32_VMX_PROCBASED_CTLS                                  | Capability Reporting Register of Primary<br>Processor-Based VM-Execution Controls<br>(R/O)   | If CPUID.01H:ECX.[5] = 1  |
|      |                 |  | See Appendix A.3.2, "Primary Processor-<br>Based VM-Execution Controls."                     |   |
| 483H | 1155            | IA32_VMX_EXIT_CTLS                                       | Capability Reporting Register of Primary VM-Exit Controls (R/O)                              | If CPUID.01H:ECX.[5] = 1  |
|      |                 |  | See Appendix A.4.1, "Primary VM-Exit Controls."  |   |
| 484H | 1156            | IA32_VMX_ENTRY_CTLS                                      | Capability Reporting Register of VM-Entry<br>Controls (R/O)                                  | If CPUID.01H:ECX.[5] = 1  |
|      |                 |  | See Appendix A.5, "VM-Entry Controls."   |   |
| 485H | 1157            | IA32_VMX_MISC  | Reporting Register of Miscellaneous VMX Capabilities (R/O)                                   | If CPUID.01H:ECX.[5] = 1  |
|      |                 |  | See Appendix A.6, "Miscellaneous Data."  |   |
| 486H | 1158            | IA32_VMX_CRO_FIXEDO                                      | Capability Reporting Register of CRO Bits Fixed to 0 (R/O)                                   | If CPUID.01H:ECX.[5] = 1  |
|      |                 |  | See Appendix A.7, "VMX-Fixed Bits in CR0."   |   |
| 487H | 1159            | IA32_VMX_CRO_FIXED1                                      | Capability Reporting Register of CRO Bits Fixed to 1 (R/O)                                   | If CPUID.01H:ECX.[5] = 1  |
|      |                 |  | See Appendix A.7, "VMX-Fixed Bits in CR0."   |   |
| 488H | 1160            | IA32_VMX_CR4_FIXED0                                      | Capability Reporting Register of CR4 Bits<br>Fixed to 0 (R/0)                                | If CPUID.01H:ECX.[5] = 1  |
|      |                 |  | See Appendix A.8, "VMX-Fixed Bits in CR4."   |   |
| 489H | 1161            | IA32_VMX_CR4_FIXED1                                      | Capability Reporting Register of CR4 Bits<br>Fixed to 1 (R/O)                                | If CPUID.01H:ECX.[5] = 1  |
|      |                 |  | See Appendix A.8, "VMX-Fixed Bits in CR4."   |   |
| 48AH | 1162            | IA32_VMX_VMCS_ENUM                                       | Capability Reporting Register of VMCS Field Enumeration (R/O)                                | If CPUID.01H:ECX.[5] = 1  |
|      |                 |  | See Appendix A.9, "VMCS Enumeration."  |   |
| 48BH | 1163            | IA32_VMX_PROCBASED_CTLS2                                 | Capability Reporting Register of Secondary<br>Processor-Based VM-Execution Controls<br>(R/O) | If (CPUID.01H:ECX.[5] &&<br>IA32_VMX_PROCBASED_C<br>TLS[63])                  |
|      |                 |  | See Appendix A.3.3, "Secondary Processor-<br>Based VM-Execution Controls."                   |   |
| 48CH | 1164            | IA32_VMX_EPT_VPID_CAP                                    | Capability Reporting Register of EPT and VPID (R/O)  | If ( CPUID.01H:ECX.[5] &&<br>IA32_VMX_PROCBASED_C                             |
|      |                 |  | See Appendix A.10, "VPID and EPT Capabilities."  | TLS[63] && ( IA32_VMX_PROCBASED_C TLS2[33]    IA32_VMX_PROCBASED_C TLS2[37])) |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|      | gister<br>dress | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description   | Comment   |
|------|-----------------|--|---|---|
| Hex  | Decimal         |  |   |   |
| 48DH | 1165            | IA32_VMX_TRUE_PINBASED_CTLS                              | Capability Reporting Register of Pin-Based<br>VM-Execution Flex Controls (R/O)                  | If ( CPUID.01H:ECX.[5] &&<br>IA32_VMX_BASIC[55] )   |
|      |                 |  | See Appendix A.3.1, "Pin-Based VM-<br>Execution Controls."                                      |   |
| 48EH | 1166            | IA32_VMX_TRUE_PROCBASED_CTLS                             | Capability Reporting Register of Primary<br>Processor-Based VM-Execution Flex<br>Controls (R/O) | If( CPUID.01H:ECX.[5] &&<br>IA32_VMX_BASIC[55] )  |
|      |                 |  | See Appendix A.3.2, "Primary Processor-<br>Based VM-Execution Controls."                        |   |
| 48FH | 1167            | IA32_VMX_TRUE_EXIT_CTLS                                  | Capability Reporting Register of VM-Exit<br>Flex Controls (R/O)                                 | If( CPUID.01H:ECX.[5] &&<br>IA32_VMX_BASIC[55] )  |
|      |                 |  | See Appendix A.4, "VM-Exit Controls."   |   |
| 490H | 1168            | IA32_VMX_TRUE_ENTRY_CTLS                                 | Capability Reporting Register of VM-Entry<br>Flex Controls (R/O)                                | If( CPUID.01H:ECX.[5] &&<br>IA32_VMX_BASIC[55] )  |
|      |                 |  | See Appendix A.5, "VM-Entry Controls."  |   |
| 491H | 1169            | IA32_VMX_VMFUNC  | Capability Reporting Register of VM-<br>Function Controls (R/O)                                 | If( CPUID.01H:ECX.[5] &&<br>IA32_VMX_PROCBASED_C<br>TLS[63] &&<br>IA32_VMX_PROCBASED_C<br>TLS2[45]) |
| 492H | 1170            | IA32_VMX_PROCBASED_CTLS3                                 | Capability Reporting Register of Tertiary<br>Processor-Based VM-Execution Controls<br>(R/O)     | If ( CPUID.01H:ECX.[5] &&<br>IA32_VMX_PROCBASED_C<br>TLS[49])                                       |
|      |                 |  | See Appendix A.3.4, "Tertiary Processor-<br>Based VM-Execution Controls."                       |   |
| 493H | 1171            | IA32_VMX_EXIT_CTLS2                                      | Capability Reporting Register of Secondary VM-Exit Controls (R/O)                               | If ( CPUID.01H:ECX.[5] &&<br>IA32_VMX_EXIT_CTLS[63]   |
|      |                 |  | See Appendix A.4.2, "Secondary VM-Exit Controls."   | )   |
| 4C1H | 1217            | IA32_A_PMCO  | Full Width Writable IA32_PMCO Alias (R/W)   | (If CPUID.OAH: EAX[15:8] > 0) &&  |
|      |                 |  |   | IA32_PERF_CAPABILITIES[<br>13] = 1  |
| 4C2H | 1218            | IA32_A_PMC1  | Full Width Writable IA32_PMC1 Alias (R/W)   | (If CPUID.OAH: EAX[15:8] > 1) &&  |
|      |                 |  |   | IA32_PERF_CAPABILITIES[<br>13] = 1  |
| 4C3H | 1219            | IA32_A_PMC2  | Full Width Writable IA32_PMC2 Alias (R/W)   | (If CPUID.OAH: EAX[15:8] > 2) &&  |
|      |                 |  |   | IA32_PERF_CAPABILITIES[<br>13] = 1  |
| 4C4H | 1220            | IA32_A_PMC3  | Full Width Writable IA32_PMC3 Alias (R/W)   | (If CPUID.OAH: EAX[15:8] > 3) &&  |
|      |                 |  |   | IA32_PERF_CAPABILITIES[<br>13] = 1  |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|      | jister<br>dress | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description   | Comment   |
|------|-----------------|--|---|---|
| Hex  | Decimal         |  |   |   |
| 4C5H | 1221            | IA32_A_PMC4  | Full Width Writable IA32_PMC4 Alias (R/W)   | (If CPUID.OAH: EAX[15:8] > 4) &&  |
|      |                 |  |   | IA32_PERF_CAPABILITIES[<br>13] = 1  |
| 4C6H | 1222            | IA32_A_PMC5  | Full Width Writable IA32_PMC5 Alias (R/W)   | (If CPUID.OAH: EAX[15:8] > 5) &&<br>IA32_PERF_CAPABILITIES[13] = 1  |
| 4C7H | 1223            | IA32_A_PMC6  | Full Width Writable IA32_PMC6 Alias (R/W)   | (If CPUID.OAH: EAX[15:8] > 6) &&<br>IA32_PERF_CAPABILITIES[13] = 1  |
| 4C8H | 1224            | IA32_A_PMC7  | Full Width Writable IA32_PMC7 Alias (R/W)   | (If CPUID.OAH: EAX[15:8] > 7) &&<br>IA32_PERF_CAPABILITIES[13] = 1  |
| 4D0H | 1232            | IA32_MCG_EXT_CTL   | Allows software to signal some MCEs to only a single logical processor in the system. (R/W) | If IA32_MCG_CAP.LMCE_P<br>=1  |
|      |                 |  | See Section 16.3.1.4, "IA32_MCG_EXT_CTL MSR."   |   |
|      |                 | 0  | LMCE_EN   |   |
|      |                 | 63:1   | Reserved  |   |
| 500H | 1280            | IA32_SGX_SVN_STATUS                                      | Status and SVN Threshold of SGX Support for ACM (R/O).                                      | If CPUID.(EAX=07H,<br>ECX=0H): EBX[2] = 1   |
|      |                 | 0  | Lock  | See Section 39.11.3,<br>"Interactions with<br>Authenticated Code<br>Modules (ACMs)."  |
|      |                 | 15:1   | Reserved  |   |
|      |                 | 23:16  | SGX_SVN_SINIT   | See Section 39.11.3,<br>"Interactions with<br>Authenticated Code<br>Modules (ACMs)."  |
|      |                 | 63:24  | Reserved  |   |
| 560H | 1376            | IA32_RTIT_OUTPUT_BASE                                    | Trace Output Base Register (R/W)  | If ((CPUID.(EAX=07H,<br>ECX=0):EBX[25] = 1) && (<br>(CPUID.(EAX=14H,ECX=0):E<br>CX[0] = 1)   <br>(CPUID.(EAX=14H,ECX=0):E<br>CX[2] = 1))) |
|      |                 | 6:0  | Reserved  |   |
|      |                 | MAXPHYADDR <sup>4</sup> -1:7                             | Base physical address.  |   |
|      |                 | 63:MAXPHYADDR  | Reserved  |   |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|      | jister<br>dress | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description                       | Comment   |
|------|-----------------|--|---|---|
| Hex  | Decimal         |  |   |   |
| 561H | 1377            | IA32_RTIT_OUTPUT_MASK_PTRS                               | Trace Output Mask Pointers Register (R/W) | If ((CPUID.(EAX=07H,<br>ECX=0):EBX[25] = 1) && (<br>(CPUID.(EAX=14H,ECX=0):E<br>CX[0] = 1)   <br>(CPUID.(EAX=14H,ECX=0):E<br>CX[2] = 1))) |
|      |                 | 6:0  | Reserved                                  |   |
|      |                 | 31:7   | MaskOrTableOffset                         |   |
|      |                 | 63:32  | Output Offset                             |   |
| 570H | 1392            | IA32_RTIT_CTL  | Trace Control Register (R/W)              | If (CPUID.(EAX=07H,<br>ECX=0):EBX[25] = 1)  |
|      |                 | 0  | TraceEn                                   |   |
|      |                 | 1  | CYCEn                                     | If (CPUID.(EAX=07H,<br>ECX=0):EBX[1] = 1)   |
|      |                 | 2  | OS  |   |
|      |                 | 3  | User                                      |   |
|      |                 | 4  | PwrEvtEn                                  | If (CPUID.(EAX=07H,<br>ECX=1):EBX[5] = 1)   |
|      |                 | 5  | FUPonPTW                                  | If (CPUID.(EAX=07H,<br>ECX=1):EBX[4] = 1)   |
|      |                 | 6  | FabricEn                                  | If (CPUID.(EAX=07H,<br>ECX=0):ECX[3] = 1)   |
|      |                 | 7  | CR3Filter                                 | If (CPUID.(EAX=14H,<br>ECX=0):EBX[0] = 1)   |
|      |                 | 8  | ToPA                                      |   |
|      |                 | 9  | MTCEn                                     | If (CPUID.(EAX=07H,<br>ECX=0):EBX[3] = 1)   |
|      |                 | 10   | TSCEn                                     |   |
|      |                 | 11   | DisRETC                                   |   |
|      |                 | 12   | PTWEn                                     | If (CPUID.(EAX=07H,<br>ECX=1):EBX[4] = 1)   |
|      |                 | 13   | BranchEn                                  |   |
|      |                 | 17:14  | MTCFreq                                   | If (CPUID.(EAX=07H,<br>ECX=0):EBX[3] = 1)   |
|      |                 | 18   | Reserved, must be zero.                   |   |
|      |                 | 22:19  | CycThresh                                 | If (CPUID.(EAX=07H,<br>ECX=0):EBX[1] = 1)   |
|      |                 | 23   | Reserved, must be zero.                   |   |
|      |                 | 27:24  | PSBFreq                                   | If (CPUID.(EAX=07H,<br>ECX=0):EBX[1] = 1)   |
|      |                 | 30:28  | Reserved, must be zero.                   |   |

Table 2-2. IA-32 Architectural MSRs (Contd.)

| Register<br>Address |         | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description                   | Comment                                     |
|---------------------|---------|--|---------------------------------------|---|
| Hex                 | Decimal |  |                                       |   |
|                     |         | 31   | EventEn                               | If (CPUID.(EAX=14H,<br>ECX=0):EBX[7] = 1)   |
|                     |         | 35:32  | ADDRO_CFG                             | If (CPUID.(EAX=07H,<br>ECX=1):EAX[2:0] > 0) |
|                     |         | 39:36  | ADDR1_CFG                             | If (CPUID.(EAX=07H,<br>ECX=1):EAX[2:0] > 1) |
|                     |         | 43:40  | ADDR2_CFG                             | If (CPUID.(EAX=07H,<br>ECX=1):EAX[2:0] > 2) |
|                     |         | 47:44  | ADDR3_CFG                             | If (CPUID.(EAX=07H,<br>ECX=1):EAX[2:0] > 3) |
|                     |         | 54:48  | Reserved, must be zero.               |   |
|                     |         | 55   | DisTNT                                | If (CPUID.(EAX=14H,<br>ECX=0):EBX[8] = 1)   |
|                     |         | 56   | InjectPsbPmiOnEnable                  | If (CPUID.(EAX=07H,<br>ECX=1):EBX[6] = 1)   |
|                     |         | 63:57  | Reserved, must be zero.               |   |
| 571H                | 1393    | IA32_RTIT_STATUS   | Tracing Status Register (R/W)         | If (CPUID.(EAX=07H,<br>ECX=0):EBX[25] = 1)  |
|                     |         | 0  | FilterEn (writes ignored)             | If (CPUID.(EAX=07H,<br>ECX=0):EBX[2] = 1)   |
|                     |         | 1  | ContexEn (writes ignored)             |   |
|                     |         | 2  | TriggerEn (writes ignored)            |   |
|                     |         | 3  | Reserved                              |   |
|                     |         | 4  | Error                                 |   |
|                     |         | 5  | Stopped                               |   |
|                     |         | 6  | PendPSB                               | If (CPUID.(EAX=07H,<br>ECX=0):EBX[6] = 1)   |
|                     |         | 7  | PendToPAPMI                           | If (CPUID.(EAX=07H,<br>ECX=0):EBX[6] = 1)   |
|                     |         | 31:8   | Reserved, must be zero.               |   |
|                     |         | 48:32  | PacketByteCnt                         | If (CPUID.(EAX=07H,<br>ECX=0):EBX[1] > 3)   |
|                     |         | 63:49  | Reserved                              |   |
| 572H                | 1394    | IA32_RTIT_CR3_MATCH                                      | Trace Filter CR3 Match Register (R/W) | If (CPUID.(EAX=07H,<br>ECX=0):EBX[25] = 1)  |
|                     |         | 4:0  | Reserved                              |   |
|                     |         | 63:5   | CR3[63:5] value to match.             |   |
| 580H                | 1408    | IA32_RTIT_ADDRO_A  | Region O Start Address (R/W)          | If (CPUID.(EAX=07H,<br>ECX=1):EAX[2:0] > 0) |
|                     |         | 47:0   | Virtual Address                       |   |
|                     |         | 63:48  | SignExt_VA                            |   |

Table 2-2. IA-32 Architectural MSRs (Contd.)

| Register<br>Address |         | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description   | Comment                                     |
|---------------------|---------|--|---|---|
| Hex                 | Decimal |  |   |   |
| 581H                | 1409    | IA32_RTIT_ADDRO_B  | Region 0 End Address (R/W)  | If (CPUID.(EAX=07H,<br>ECX=1):EAX[2:0] > 0) |
|                     |         | 47:0   | Virtual Address   |   |
|                     |         | 63:48  | SignExt_VA  |   |
| 582H                | 1410    | IA32_RTIT_ADDR1_A  | Region 1 Start Address (R/W)  | If (CPUID.(EAX=07H,<br>ECX=1):EAX[2:0] > 1) |
|                     |         | 47:0   | Virtual Address   |   |
|                     |         | 63:48  | SignExt_VA  |   |
| 583H                | 1411    | IA32_RTIT_ADDR1_B  | Region 1 End Address (R/W)  | If (CPUID.(EAX=07H,<br>ECX=1):EAX[2:0] > 1) |
|                     |         | 47:0   | Virtual Address   |   |
|                     |         | 63:48  | SignExt_VA  |   |
| 584H                | 1412    | IA32_RTIT_ADDR2_A  | Region 2 Start Address (R/W)  | If (CPUID.(EAX=07H,<br>ECX=1):EAX[2:0] > 2) |
|                     |         | 47:0   | Virtual Address   |   |
|                     |         | 63:48  | SignExt_VA  |   |
| 585H                | 1413    | IA32_RTIT_ADDR2_B  | Region 2 End Address (R/W)  | If (CPUID.(EAX=07H,<br>ECX=1):EAX[2:0] > 2) |
|                     |         | 47:0   | Virtual Address   |   |
|                     |         | 63:48  | SignExt_VA  |   |
| 586H                | 1414    | IA32_RTIT_ADDR3_A  | Region 3 Start Address (R/W)  | If (CPUID.(EAX=07H,<br>ECX=1):EAX[2:0] > 3) |
|                     |         | 47:0   | Virtual Address   |   |
|                     |         | 63:48  | SignExt_VA  |   |
| 587H                | 1415    | IA32_RTIT_ADDR3_B  | Region 3 End Address (R/W)  | If (CPUID.(EAX=07H,<br>ECX=1):EAX[2:0] > 3) |
|                     |         | 47:0   | Virtual Address   |   |
|                     |         | 63:48  | SignExt_VA  |   |
| 600H                | 1536    | IA32_DS_AREA   | DS Save Area (R/W)  | If(CPUID.01H:EDX.DS[21]=                    |
|                     |         |  | Points to the linear address of the first byte of the DS buffer management area, which is used to manage the BTS and PEBS buffers.  See Section 20.6.3.4, "Debug Store (DS) Mechanism." | 1   |
|                     |         | 63:0   | The linear address of the first byte of the DS buffer management area, if IA-32e mode is active.  |   |
|                     |         | 31:0   | The linear address of the first byte of the DS buffer management area, if not in IA-32e mode.   |   |
|                     |         | 63:32  | Reserved if not in IA-32e mode.   |   |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|      | gister<br>dress | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description  | Comment  |
|------|-----------------|--|--|--|
| Hex  | Decimal         |  |  |  |
| 6A0H | 1696            | IA32_U_CET   | Configure User Mode CET (R/W)  | Bits 1:0 are defined if CPUID.(EAX=07H, ECX=0H):ECX.CET_SS[07] = 1.  Bits 5:2 and bits 63:10 are defined if CPUID.(EAX=07H, ECX=0H):EDX.CET_IBT[20] = 1. |
|      |                 | 0  | SH_STK_EN: When set to 1, enable shadow stacks at CPL3.  |  |
|      |                 | 1  | WR_SHSTK_EN: When set to 1, enables the WRSSD/WRSSQ instructions.  |  |
|      |                 | 2  | ENDBR_EN: When set to 1, enables indirect branch tracking.   |  |
|      |                 | 3  | LEG_IW_EN: Enable legacy compatibility treatment for indirect branch tracking.   |  |
|      |                 | 4  | NO_TRACK_EN: When set to 1, enables use of no-track prefix for indirect branch tracking.   |  |
|      |                 | 5  | SUPPRESS_DIS: When set to 1, disables suppression of CET indirect branch tracking on legacy compatibility.   |  |
|      |                 | 9:6  | Reserved; must be zero.  |  |
|      |                 | 10   | SUPPRESS: When set to 1, indirect branch tracking is suppressed. This bit can be written to 1 only if TRACKER is written as IDLE.  |  |
|      |                 | 11   | TRACKER: Value of the indirect branch tracking state machine. Values: IDLE (0), WAIT_FOR_ENDBRANCH(1).   |  |
|      |                 | 63:12  | EB_LEG_BITMAP_BASE: Linear address bits 63:12 of a legacy code page bitmap used for legacy compatibility when indirect branch tracking is enabled.   |  |
|      |                 |  | If the processor does not support Intel 64 architecture, these fields have only 32 bits; bits 63:32 of the MSRs are reserved. On processors that support Intel 64 architecture this value cannot represent a non-canonical address. In protected mode, only 31:0 are used. |  |
| 6A2H | 1698            | IA32_S_CET   | Configure Supervisor Mode CET (R/W)  | See IA32_U_CET (6A0H) for reference; similar format.   |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|      | gister<br>dress | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description   | Comment   |
|------|-----------------|--|---|---|
| Hex  | Decimal         |  |   |   |
| 6A4H | 1700            | IA32_PL0_SSP   | Linear address to be loaded into SSP on transition to privilege level 0. (R/W)  If the processor does not support Intel 64  | If CPUID.(EAX=07H,<br>ECX=0H):ECX.CET_SS[07]<br>= 1 |
|      |                 |  | architecture, these fields have only 32 bits; bits 63:32 of the MSRs are reserved. On processors that support Intel 64 architecture this value cannot represent a non-canonical address. In protected mode, only 31:0 are loaded. Bits 1:0 of the MSR must be 0. Transitions to privilege level 0 will check that bit 2 is also 0.  |   |
| 6A5H | 1701            | IA32_PL1_SSP   | Linear address to be loaded into SSP on transition to privilege level 1. (R/W)  | If CPUID.(EAX=07H,<br>ECX=0H):ECX.CET_SS[07]        |
|      |                 |  | If the processor does not support Intel 64 architecture, these fields have only 32 bits; bits 63:32 of the MSRs are reserved. On processors that support Intel 64 architecture this value cannot represent a non-canonical address. In protected mode, only 31:0 are loaded. Bits 1:0 of the MSR must be 0. Transitions to privilege level 1 from a higher privilege level will check that bit 2 is also 0. | = 1   |
| 6A6H | 1702            | IA32_PL2_SSP   | Linear address to be loaded into SSP on transition to privilege level 2. (R/W)  | If CPUID.(EAX=07H,<br>ECX=0H):ECX.CET_SS[07]        |
|      |                 |  | If the processor does not support Intel 64 architecture, these fields have only 32 bits; bits 63:32 of the MSRs are reserved. On processors that support Intel 64 architecture this value cannot represent a non-canonical address. In protected mode, only 31:0 are loaded. Bits 1:0 of the MSR must be 0. Transitions to privilege level 2 from a higher privilege level will check that bit 2 is also 0. | = 1   |
| 6A7H | 1703            | IA32_PL3_SSP   | Linear address to be loaded into SSP on transition to privilege level 3. (R/W)  | If CPUID.(EAX=07H,<br>ECX=0H):ECX.CET_SS[07]        |
|      |                 |  | If the processor does not support Intel 64 architecture, these fields have only 32 bits; bits 63:32 of the MSRs are reserved. On processors that support Intel 64 architecture this value cannot represent a non-canonical address. In protected mode, only 31:0 are loaded. Bits 1:0 of the MSR must be 0.   | = 1   |

Table 2-2. IA-32 Architectural MSRs (Contd.)

| Register<br>Address |         | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description   | Comment   |
|---------------------|---------|--|---|---|
| Hex                 | Decimal |  |   |   |
| 6A8H                | 1704    | IA32_INTERRUPT_SSP_TABLE_ADDR                            | Linear address of a table of seven shadow<br>stack pointers that are selected in IA-32e<br>mode using the IST index (when not 0) from<br>the interrupt gate descriptor. (R/W) | If CPUID.(EAX=07H,<br>ECX=0H):ECX.CET_SS[07]<br>= 1 |
|                     |         |  | This MSR is not present on processors that do not support Intel 64 architecture. This field cannot represent a non-canonical address.   |   |
| 6E0H                | 1760    | IA32_TSC_DEADLINE  | TSC Target of Local APIC's TSC Deadline<br>Mode (R/W)   | If CPUID.01H:ECX.[24] = 1                           |
| 6E1H                | 1761    | IA32_PKRS  | Specifies the PK permissions associated with each protection domain for supervisor pages (R/W)  | If CPUID.(EAX=07H,<br>ECX=0H):ECX.PKS [31] = 1      |
|                     |         | 31:0   | For domain i (i between 0 and 15), bits 2i and 2i+1 contain the AD and WD permissions, respectively.  |   |
|                     |         | 63:32  | Reserved.   |   |
| 770H                | 1904    | IA32_PM_ENABLE   | Enable/disable HWP (R/W)  | If CPUID.06H:EAX.[7] = 1                            |
|                     |         | 0  | HWP_ENABLE (R/W1-Once) See Section 15.4.2, "Enabling HWP."  | If CPUID.06H:EAX.[7] = 1                            |
|                     |         | 63:1   | Reserved  |   |
| 771H                | 1905    | IA32_HWP_CAPABILITIES                                    | HWP Performance Range Enumeration (R/O)   | If CPUID.06H:EAX.[7] = 1                            |
|                     |         | 7:0  | Highest_Performance See Section 15.4.3, "HWP Performance  | If CPUID.06H:EAX.[7] = 1                            |
|                     |         |  | Range and Dynamic Capabilities."  |   |
|                     |         | 15:8   | Guaranteed_Performance See Section 15.4.3, "HWP Performance Range and Dynamic Capabilities."  | If CPUID.06H:EAX.[7] = 1                            |
|                     |         | 23:16  | Most_Efficient_Performance  | If CPUID.06H:EAX.[7] = 1                            |
|                     |         |  | See Section 15.4.3, "HWP Performance Range and Dynamic Capabilities".   |   |
|                     |         | 31:24  | Lowest_Performance  | If CPUID.06H:EAX.[7] = 1                            |
|                     |         |  | See Section 15.4.3, "HWP Performance<br>Range and Dynamic Capabilities."  |   |
|                     |         | 63:32  | Reserved  |   |
| 772H                | 1906    | IA32_HWP_REQUEST_PKG                                     | Power Management Control Hints for All<br>Logical Processors in a Package (R/W)   | If CPUID.06H:EAX.[11] = 1                           |
|                     |         | 7:0  | Minimum_Performance See Section 15.4.4, "Managing HWP."   | If CPUID.06H:EAX.[11] = 1                           |
|                     |         | 15:8   | Maximum_Performance See Section 15.4.4, "Managing HWP."   | If CPUID.06H:EAX.[11] = 1                           |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|      | jister<br>dress | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description  | Comment   |
|------|-----------------|--|--|---|
| Hex  | Decimal         |  |  |   |
|      |                 | 23:16  | Desired_Performance<br>See Section 15.4.4, "Managing HWP."   | If CPUID.06H:EAX.[11] = 1                                 |
|      |                 | 31:24  | Energy_Performance_Preference<br>See Section 15.4.4, "Managing HWP."   | If CPUID.06H:EAX.[11] = 1<br>&&<br>CPUID.06H:EAX.[10] = 1 |
|      |                 | 41:32  | Activity_Window See Section 15.4.4, "Managing HWP."  | If CPUID.06H:EAX.[11] = 1<br>&&<br>CPUID.06H:EAX.[9] = 1  |
|      |                 | 63:42  | Reserved   |   |
| 773H | 1907            | IA32_HWP_INTERRUPT                                       | Control HWP Native Interrupts (R/W)  | If CPUID.06H:EAX.[8] = 1                                  |
|      |                 | 0  | EN_Guaranteed_Performance_Change<br>See Section 15.4.6, "HWP Notifications."   | If CPUID.06H:EAX.[8] = 1                                  |
|      |                 | 1  | EN_Excursion_Minimum See Section 15.4.6, "HWP Notifications."  | If CPUID.06H:EAX.[8] = 1                                  |
|      |                 | 63:2   | Reserved   |   |
| 774H | 1908            | IA32_HWP_REQUEST   | Power Management Control Hints to a<br>Logical Processor (R/W)   | If CPUID.06H:EAX.[7] = 1                                  |
|      |                 | 7:0  | Minimum_Performance See Section 15.4.4, "Managing HWP."  | If CPUID.06H:EAX.[7] = 1                                  |
|      |                 | 15:8   | Maximum_Performance See Section 15.4.4, "Managing HWP."  | If CPUID.06H:EAX.[7] = 1                                  |
|      |                 | 23:16  | Desired_Performance See Section 15.4.4, "Managing HWP."  | If CPUID.06H:EAX.[7] = 1                                  |
|      |                 | 31:24  | Energy_Performance_Preference See Section 15.4.4, "Managing HWP."  | If CPUID.06H:EAX.[7] = 1<br>&& CPUID.06H:EAX.[10] =<br>1  |
|      |                 | 41:32  | Activity_Window<br>See Section 15.4.4, "Managing HWP."   | If CPUID.06H:EAX.[7] = 1<br>&& CPUID.06H:EAX.[9] = 1      |
|      |                 | 42   | Package_Control See Section 15.4.4, "Managing HWP."  | If CPUID.06H:EAX.[7] = 1<br>&& CPUID.06H:EAX.[11] =<br>1  |
|      |                 | 63:43  | Reserved   |   |
| 775H | 1909            | IA32_PECI_HWP_REQUEST_INFO                               | IA32_PECI_HWP_REQUEST_INFO   |   |
|      |                 | 7:0  | Minimum Performance<br>(MINIMUM_PERFORMANCE): Used by OS to<br>read the latest value of PECI minimum<br>performance input. Default value is 0. |   |
|      |                 | 15:8   | Maximum Performance<br>(MAXIMUM_PERFORMANCE): Used by OS to<br>read the latest value of PECI maximum<br>performance input. Default value is 0. |   |
|      |                 | 23:16  | Reserved.  |   |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|      | gister<br>dress |                 | MSR/Bit Description   | Comment                   |
|------|-----------------|-----------------|---|---------------------------|
| Hex  | Decimal         |                 |   |                           |
|      |                 | 31:24           | Energy Performance Preference<br>(ENERGY_PERFORMANCE_PREFERENCE):<br>Used by OS to read the latest value of PECI<br>Energy Performance Preference input.<br>Default value is O.   |                           |
|      |                 | 59:32           | Reserved.   |                           |
|      |                 | 60              | EPP PECI Override (EPP_PECI_OVERRIDE):  |                           |
|      |                 |                 | Indicates whether PECI is currently overriding the Energy Performance Preference input. If set to '1', PECI is overriding the Energy Performance Preference input. If clear (0), OS has control over Energy Performance Preference input. Default value is 0. |                           |
|      |                 | 61              | Reserved.   |                           |
|      |                 | 62              | Max PECI Override (MAX_PECI_OVERRIDE):  |                           |
|      |                 |                 | Indicates whether PECI is currently overriding the Maximum Performance input. If set to '1', PECI is overriding the Maximum Performance input. If clear (0), OS has control over Maximum Performance input. Default value is 0.                               |                           |
|      |                 | 63              | Min PECI Override (MIN_PECI_OVERRIDE):  |                           |
|      |                 |                 | Indicates whether PECI is currently overriding the Minimum Performance input. If set to '1', PECI is overriding the Minimum Performance input. If clear (0), OS has control over Minimum Performance input. Default value is 0.                               |                           |
| 776H | 1910            | IA32_HWP_CTL    | IA32_HWP_CTL  | If CPUID.06H:EAX.[22] = 1 |
|      |                 | 0               | PKG_CTL_POLARITY  | If CPUID.06H:EAX.[22] = 1 |
|      |                 |                 | Defines which HWP Request MSR is used whether Thread level or package level. When package MSR is used, the thread MSR valid bits define which thread MSR fields override the package.   |                           |
|      |                 | 60.4            | Default value is 0.   |                           |
|      | 1011            | 63:1            | Reserved  | It could be the savers    |
| 777H | 1911            | IA32_HWP_STATUS | Log bits indicating changes to Guaranteed & excursions to Minimum (R/W)   | If CPUID.06H:EAX.[7] = 1  |
|      |                 | 0               | Guaranteed_Performance_Change (R/WC0) See Section 15.4.5, "HWP Feedback."   | If CPUID.06H:EAX.[7] = 1  |
|      |                 | 1               | Reserved  |                           |
|      |                 | 2               | Excursion_To_Minimum (R/WC0) See Section 15.4.5, "HWP Feedback."  | If CPUID.06H:EAX.[7] = 1  |
|      |                 |                 | See Section 13.4.3, HWP FEEDBACK.   |                           |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|      | gister<br>dress | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description                              | Comment  |
|------|-----------------|--|--|--|
| Hex  | Decimal         |  |  |  |
|      |                 | 63:3   | Reserved   |  |
| 802H | 2050            | IA32_X2APIC_APICID                                       | x2APIC ID Register (R/O)                         | If CPUID.01H:ECX[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1  |
| 803H | 2051            | IA32_X2APIC_VERSION                                      | x2APIC Version Register (R/O)                    | If CPUID.01H:ECX.[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1 |
| 808H | 2056            | IA32_X2APIC_TPR  | x2APIC Task Priority Register (R/W)              | If CPUID.01H:ECX.[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1 |
| 80AH | 2058            | IA32_X2APIC_PPR  | x2APIC Processor Priority Register (R/0)         | If CPUID.01H:ECX.[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1 |
| 80BH | 2059            | IA32_X2APIC_EOI  | x2APIC EOI Register (W/O)                        | If CPUID.01H:ECX.[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1 |
| 80DH | 2061            | IA32_X2APIC_LDR  | x2APIC Logical Destination Register (R/O)        | If CPUID.01H:ECX.[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1 |
| 80FH | 2063            | IA32_X2APIC_SIVR   | x2APIC Spurious Interrupt Vector Register (R/W)  | If CPUID.01H:ECX.[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1 |
| 810H | 2064            | IA32_X2APIC_ISRO   | x2APIC In-Service Register Bits 31:0 (R/O)       | If CPUID.01H:ECX.[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1 |
| 811H | 2065            | IA32_X2APIC_ISR1   | x2APIC In-Service Register Bits 63:32 (R/O)      | If CPUID.01H:ECX.[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1 |
| 812H | 2066            | IA32_X2APIC_ISR2   | x2APIC In-Service Register Bits 95:64 (R/O)      | If CPUID.01H:ECX.[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1 |
| 813H | 2067            | IA32_X2APIC_ISR3   | x2APIC In-Service Register Bits 127:96<br>(R/O)  | If CPUID.01H:ECX.[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1 |
| 814H | 2068            | IA32_X2APIC_ISR4   | x2APIC In-Service Register Bits 159:128 (R/O)    | If CPUID.01H:ECX.[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1 |
| 815H | 2069            | IA32_X2APIC_ISR5   | x2APIC In-Service Register Bits 191:160 (R/O)    | If CPUID.01H:ECX.[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1 |
| 816H | 2070            | IA32_X2APIC_ISR6   | x2APIC In-Service Register Bits 223:192<br>(R/O) | If CPUID.01H:ECX.[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1 |
| 817H | 2071            | IA32_X2APIC_ISR7   | x2APIC In-Service Register Bits 255:224 (R/O)    | If CPUID.01H:ECX.[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1 |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|      | jister<br>Iress | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description                                     | Comment   |
|------|-----------------|--|---|---|
| Hex  | Decimal         |  |   |   |
| 818H | 2072            | IA32_X2APIC_TMR0   | x2APIC Trigger Mode Register Bits 31:0 (R/O)            | If CPUID.01H:ECX.[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1    |
| 819H | 2073            | IA32_X2APIC_TMR1   | x2APIC Trigger Mode Register Bits 63:32 (R/O)           | If CPUID.01H:ECX.[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1    |
| 81AH | 2074            | IA32_X2APIC_TMR2   | x2APIC Trigger Mode Register Bits 95:64 (R/O)           | If CPUID.01H:ECX.[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1    |
| 81BH | 2075            | IA32_X2APIC_TMR3   | x2APIC Trigger Mode Register Bits 127:96 (R/O)          | If CPUID.01H:ECX.[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1    |
| 81CH | 2076            | IA32_X2APIC_TMR4   | x2APIC Trigger Mode Register Bits<br>159:128 (R/O)      | If CPUID.01H:ECX.[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1    |
| 81DH | 2077            | IA32_X2APIC_TMR5   | x2APIC Trigger Mode Register Bits<br>191:160 (R/O)      | If CPUID.01H:ECX.[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1    |
| 81EH | 2078            | IA32_X2APIC_TMR6   | x2APIC Trigger Mode Register Bits<br>223:192 (R/O)      | If ( CPUID.01H:ECX.[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1) |
| 81FH | 2079            | IA32_X2APIC_TMR7   | x2APIC Trigger Mode Register Bits<br>255:224 (R/O)      | If CPUID.01H:ECX.[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1    |
| 820H | 2080            | IA32_X2APIC_IRRO   | x2APIC Interrupt Request Register Bits 31:0 (R/O)       | If CPUID.01H:ECX.[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1    |
| 821H | 2081            | IA32_X2APIC_IRR1   | x2APIC Interrupt Request Register Bits<br>63:32 (R/O)   | If CPUID.01H:ECX.[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1    |
| 822H | 2082            | IA32_X2APIC_IRR2   | x2APIC Interrupt Request Register Bits<br>95:64 (R/O)   | If CPUID.01H:ECX.[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1    |
| 823H | 2083            | IA32_X2APIC_IRR3   | x2APIC Interrupt Request Register Bits<br>127:96 (R/O)  | If CPUID.01H:ECX.[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1    |
| 824H | 2084            | IA32_X2APIC_IRR4   | x2APIC Interrupt Request Register Bits<br>159:128 (R/O) | If CPUID.01H:ECX.[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1    |
| 825H | 2085            | IA32_X2APIC_IRR5   | x2APIC Interrupt Request Register Bits<br>191:160 (R/O) | If CPUID.01H:ECX.[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1    |
| 826H | 2086            | IA32_X2APIC_IRR6   | x2APIC Interrupt Request Register Bits 223:192 (R/O)    | If CPUID.01H:ECX.[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1    |

Table 2-2. IA-32 Architectural MSRs (Contd.)

| -    | gister<br>dress | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description   | Comment  |
|------|-----------------|--|---|--|
| Hex  | Decimal         |  |   |  |
| 827H | 2087            | IA32_X2APIC_IRR7   | x2APIC Interrupt Request Register Bits 255:224 (R/O)              | If CPUID.01H:ECX.[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1 |
| 828H | 2088            | IA32_X2APIC_ESR  | x2APIC Error Status Register (R/W)                                | If CPUID.01H:ECX.[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1 |
| 82FH | 2095            | IA32_X2APIC_LVT_CMCI                                     | x2APIC LVT Corrected Machine Check<br>Interrupt Register (R/W)    | If CPUID.01H:ECX.[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1 |
| 830H | 2096            | IA32_X2APIC_ICR  | x2APIC Interrupt Command Register (R/W)                           | If CPUID.01H:ECX.[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1 |
| 832H | 2098            | IA32_X2APIC_LVT_TIMER                                    | x2APIC LVT Timer Interrupt Register (R/W)                         | If CPUID.01H:ECX.[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1 |
| 833H | 2099            | IA32_X2APIC_LVT_THERMAL                                  | x2APIC LVT Thermal Sensor Interrupt<br>Register (R/W)             | If CPUID.01H:ECX.[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1 |
| 834H | 2100            | IA32_X2APIC_LVT_PMI                                      | x2APIC LVT Performance Monitor Interrupt<br>Register (R/W)        | If CPUID.01H:ECX.[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1 |
| 835H | 2101            | IA32_X2APIC_LVT_LINTO                                    | x2APIC LVT LINTO Register (R/W)                                   | If CPUID.01H:ECX.[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1 |
| 836H | 2102            | IA32_X2APIC_LVT_LINT1                                    | x2APIC LVT LINT1 Register (R/W)                                   | If CPUID.01H:ECX.[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1 |
| 837H | 2103            | IA32_X2APIC_LVT_ERROR                                    | x2APIC LVT Error Register (R/W)                                   | If CPUID.01H:ECX.[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1 |
| 838H | 2104            | IA32_X2APIC_INIT_COUNT                                   | x2APIC Initial Count Register (R/W)                               | If CPUID.01H:ECX.[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1 |
| 839H | 2105            | IA32_X2APIC_CUR_COUNT                                    | x2APIC Current Count Register (R/O)                               | If CPUID.01H:ECX.[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1 |
| 83EH | 2110            | IA32_X2APIC_DIV_CONF                                     | x2APIC Divide Configuration Register (R/W)                        | If CPUID.01H:ECX.[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1 |
| 83FH | 2111            | IA32_X2APIC_SELF_IPI                                     | x2APIC Self IPI Register (W/O)                                    | If CPUID.01H:ECX.[21] = 1<br>&& IA32_APIC_BASE.[10] =<br>1 |
| 981H | 2433            | IA32_TME_CAPABILITY                                      | Memory Encryption Capability MSR                                  | If CPUID.07H:ECX.[13] = 1                                  |
|      |                 | 0  | Support for AES-XTS 128-bit encryption algorithm. (NIST standard) |  |

Table 2-2. IA-32 Architectural MSRs (Contd.)

| Register<br>Address |         | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description   | Comment                   |
|---------------------|---------|--|---|---------------------------|
| Hex                 | Decimal |  |   |                           |
|                     |         | 1  | Support for AES-XTS 128-bit encryption with integrity algorithm.  |                           |
|                     |         | 2  | Support for AES-XTS 256-bit encryption algorithm.   |                           |
|                     |         | 30:3   | Reserved.   |                           |
|                     |         | 31   | TME encryption bypass supported.  |                           |
|                     |         | 35:32  | MK_TME_MAX_KEYID_BITS   |                           |
|                     |         |  | Number of bits which can be allocated for usage as key identifiers for multi-key memory encryption.   |                           |
|                     |         |  | 4 bits allow for a maximum value of 15, which could address 32K keys.   |                           |
|                     |         |  | Zero if TME-MK is not supported.  |                           |
|                     |         | 50:36  | MK_TME_MAX_KEYS   |                           |
|                     |         |  | Indicates the maximum number of keys which are available for usage.   |                           |
|                     |         |  | This value may not be a power of 2.   |                           |
|                     |         |  | KeyID 0 is specially reserved and is not accounted for in this field.   |                           |
|                     |         | 63:51  | Reserved.   |                           |
| 982H                | 2434    | IA32_TME_ACTIVATE  | Memory Encryption Activation MSR  | If CPUID.07H:ECX.[13] = 1 |
|                     |         |  | This MSR is used to lock the MSRs listed below. Any write to the following MSRs will be ignored after they are locked. The lock is reset when CPU is reset. |                           |
|                     |         |  | • IA32_TME_ACTIVATE   |                           |
|                     |         |  | • IA32_TME_EXCLUDE_MASK   |                           |
|                     |         |  | • IA32_TME_EXCLUDE_BASE   |                           |
|                     |         |  | Note that IA32_TME_EXCLUDE_MASK and IA32_TME_EXCLUDE_BASE must be configured before IA32_TME_ACTIVATE.  |                           |
|                     |         | 0  | Lock R/O - Will be set upon successful WRMSR (or first SMI); written value ignored.   |                           |
|                     |         | 1  | Hardware Encryption Enable  |                           |
|                     |         |  | This bit also enables TME-MK; TME-MK cannot be enabled without enabling encryption hardware.  |                           |
|                     |         | 2  | Key Select  |                           |
|                     |         |  | 0: Create a new TME key (expected cold/warm boot).  |                           |
|                     |         |  | 1: Restore the TME key from storage (Expected when resume from standby).  |                           |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|     | gister<br>dress | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description   | Comment |
|-----|-----------------|--|---|---------|
| Hex | Decimal         |  |   |         |
|     |                 | 3  | Save TME Key for Standby Save key into storage to be used when resume from standby. Note: This may not be supported in all processors.  |         |
|     |                 | 7:4  | TME Policy/Encryption Algorithm Only algorithms enumerated in IA32_TME_CAPABILITY are allowed. For example: 0000 - AES-XTS-128. 0001 - AES-XTS-128 with integrity.  |         |
|     |                 |  | 0010 - AES-XTS-256.<br>Other values are invalid.  |         |
|     |                 | 30:8   | Reserved.   |         |
|     |                 | 31   | TME Encryption Bypass Enable When encryption hardware is enabled:  Total Memory Encryption is enabled using a CPU generated ephemeral key based on a hardware random number generator when this bit is set to 0.  Total Memory Encryption is bypassed (no encryption/decryption for KeyIDO) when this bit is set to 1. Software must inspect Hardware Encryption Enable (bit 1) and TME encryption bypass Enable (bit 31) to determine if TME encryption is enabled.  |         |
|     |                 | 35:32  | MK_TME_KEYID_BITS Reserved if TME-MK is not enumerated, otherwise: The number of key identifier bits to allocate to TME-MK usage. Similar to enumeration, this is an encoded value. Writing a value greater than MK_TME_MAX_KEYID_BITS will result in #GP. Writing a non-zero value to this field will #GP if bit 1 of EAX (Hardware Encryption Enable) is not also set to '1, as encryption hardware must be enabled to use TME-MK. Example: To support 255 keys, this field would be set to a value of 8. |         |
|     |                 | 47:36  | Reserved.   |         |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|      | gister<br>dress | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description  | Comment                       |
|------|-----------------|--|--|-------------------------------|
| Hex  | Decimal         |  |  |                               |
|      |                 | 63:48  | MK_TME_CRYPTO_ALGS Reserved if TME-MK is not enumerated, otherwise:  |                               |
|      |                 |  | Bit 48: AES-XTS 128.  Bit 49: AES-XTS 128 with integrity.  Bit 50: AES-XTS 256.  Bit 63:51: Reserved (#GP)  Bitmask for BIOS to set which encryption algorithms are allowed for TME-MK, would be later enforced by the key loading ISA ('1 = allowed). |                               |
| 983H | 2435            | IA32_TME_EXCLUDE_MASK                                    | Memory Encryption Exclude Mask   | If CPUID.07H:ECX.[13] = 1     |
|      |                 | 10:0   | Reserved.  |                               |
|      |                 | 11   | Enable: When set to '1', then TME_EXCLUDE_BASE and TME_EXCLUDE_MASK are used to define an exclusion region for TME/TME-MK (for KeyID=0).   |                               |
|      |                 | MAXPHYSADDR-1:12   | TMEEMASK: This field indicates the bits that must match TMEEBASE in order to qualify as a TME/TME-MK (for KeyID=0) exclusion memory range access.  |                               |
|      |                 | 63:MAXPHYSADDR   | Reserved; must be zero.  |                               |
| 984H | 2436            | IA32_TME_EXCLUDE_BASE                                    | Memory Encryption Exclude Base   | IF CPUID.07H:ECX.[13] = 1     |
|      |                 | 11:0   | Reserved.  |                               |
|      |                 | MAXPHYSADDR-1:12   | TMEEBASE: Base physical address to be excluded for TME/TME-MK (for KeyID=0) encryption.  |                               |
|      |                 | 63:MAXPHYSADDR   | Reserved; must be zero.  |                               |
| 985H | 2437            | IA32_UINTR_RR  | User Interrupt Request Register (R/W)  | IF<br>CPUID.07H.01H:EDX[13]=1 |
|      |                 | 63:0   | UIRR Bitmap of requested user interrupt vectors.   |                               |
| 986H | 2438            | IA32_UINTR_HANDLER                                       | User Interrupt Handler Address (R/W)   | IF<br>CPUID.07H.01H:EDX[13]=1 |
|      |                 | 63:0   | UIHANDLER User interrupt handler linear address.   |                               |
| 987H | 2439            | IA32_UINTR_STACKADJUST                                   | User Interrupt Stack Adjustment (R/W)  | IF<br>CPUID.07H.01H:EDX[13]=1 |
|      |                 | 0  | LOAD_RSP User interrupt stack mode.  |                               |
|      |                 | 2:1  | Reserved.  |                               |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|      | gister<br>dress | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description  | Comment  |
|------|-----------------|--|--|--|
| Hex  | Decimal         |  |  |  |
|      |                 | 63:3   | STACK_ADJUST<br>Stack adjust value.  |  |
| 988H | 2440            | IA32_UINTR_MISC  | User-Interrupt Target-Table Size and<br>Notification Vector (R/W)  | If<br>CPUID.07H.01H:EDX[13]=1                                    |
|      |                 | 31:0   | UITTSZ The highest index of a valid entry in the user-interrupt target table. Valid entries are indices 0UITTSZ (inclusive). |  |
|      |                 | 39:32  | UINV User-interrupt notification vector.   |  |
|      |                 | 63:40  | Reserved.  |  |
| 989H | 2441            | IA32_UINTR_PD  | User Interrupt PID Address (R/W)   | If<br>CPUID.07H.01H:EDX[13]=1                                    |
|      |                 | 5:0  | Reserved.  |  |
|      |                 | 63:6   | UPIDADDR User-interrupt notification processing accesses a UPID at this linear address.                                      |  |
| 98AH | 2442            | IA32_UINTR_TT  | User-Interrupt Target Table (R/W)  | If<br>CPUID.07H.01H:EDX[13]=1                                    |
|      |                 | 0  | SENDUIPI_ENABLE  |  |
|      |                 |  | User-interrupt target table is valid.  |  |
|      |                 | 3:1  | Reserved.  |  |
|      |                 | 63:4   | UITTADDR User-interrupt target table base linear address.  |  |
| 990H | 2448            | IA32_COPY_STATUS <sup>5</sup>                            | Status of Most Recent Platform to Local or<br>Local to Platform Copies (R/O)   | If ((CPUID.19H:EBX[4] = 1)<br>&& (CPUID.(07H,0).ECX[23]<br>= 1)) |
|      |                 | 0  | IWKEY_COPY_SUCCESSFUL  | If ((CPUID.19H:EBX[4] = 1)                                       |
|      |                 |  | Status of most recent copy to or from<br>IWKeyBackup   | && (CPUID.(07H,0).ECX[23]<br>= 1))                               |
|      |                 | 63:1   | Reserved   |  |
| 991H | 2449            | IA32_IWKEYBACKUP_STATUS <sup>5</sup>                     | Information about IWKeyBackup Register (R/O)   | If ((CPUID.19H:EBX[4] = 1)<br>&& (CPUID.(07H,0).ECX[23]<br>=1))  |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|      | jister<br>Iress | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description   | Comment   |
|------|-----------------|--|---|---|
| Hex  | Decimal         |  |   |   |
|      |                 | 0  | Backup/Restore Valid Cleared when a write to IWKeyBackup is initiated, and then set when the latest write of IWKeyBackup has been written to storage that persists across S3/S4 sleep state. If S3/S4 is entered between when an IWKeyBackup write occurs and when this bit is set, then IWKeyBackup may not be recovered after S3/S4 exit. During S3/S4 sleep state exit (system wake up), this bit is cleared. It is set again when IWKeyBackup is restored from persistent storage and thus available to be copied to IWKey using IA32_COPY_PLATFORM_TO_LOCAL MSR. Another write to IWKeyBackup (via IA32_COPY_LOCAL_TO_PLATFORM MSR) may fail if a previous write has not yet set this bit. | IF ((CPUID.19H:EBX[4] = 1)<br>&& (CPUID.(07H,0).ECX[23]<br>=1)) |
|      |                 | 2  | Reserved  Backup Key Storage Read/Write Error  Updated prior to backup/restore valid being set. Set when an error is encountered while backing up or restoring a key to persistent storage.   | IF ((CPUID.19H:EBX[4] = 1)<br>&& (CPUID.(07H,0).ECX[23]<br>=1)) |
|      |                 | 3  | IWKeyBackup Consumed Set after the previous backup operation has been consumed by the platform. This does not indicate that the system is ready for a second IWKeyBackup write as the previous IWKeyBackup write may still need to set Backup/restore valid.  | IF ((CPUID.19H:EBX[4] = 1)<br>&& (CPUID.(07H,0).ECX[23]<br>=1)) |
|      |                 | 63:4   | Reserved  |   |
| C80H | 3200            | IA32_DEBUG_INTERFACE                                     | Silicon Debug Feature Control (R/W)   | If CPUID.01H:ECX.[11] = 1                                       |
|      |                 | 0  | Enable (R/W) BIOS set 1 to enable Silicon debug features. Default is 0.   | If CPUID.01H:ECX.[11] = 1                                       |
|      |                 | 29:1   | Reserved  |   |
|      |                 | 30   | Lock (R/W): If 1, locks any further change to<br>the MSR. The lock bit is set automatically on<br>the first SMI assertion even if not explicitly<br>set by BIOS. Default is 0.  | If CPUID.01H:ECX.[11] = 1                                       |
|      |                 | 31   | Debug Occurred (R/O): This "sticky bit" is set by hardware to indicate the status of bit 0. Default is 0.   | If CPUID.01H:ECX.[11] = 1                                       |
|      |                 | 63:32  | Reserved  |   |
| C81H | 3201            | IA32_L3_QOS_CFG  | L3 QOS Configuration (R/W)  | If ( CPUID.(EAX=10H,<br>ECX=1):ECX.[2] = 1 )                    |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|      | gister<br>dress | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description  | Comment   |
|------|-----------------|--|--|---|
| Hex  | Decimal         |  |  |   |
|      |                 | 0  | Enable (R/W) Set 1 to enable L3 CAT masks and COS to operate in Code and Data Prioritization (CDP) mode.     |   |
|      |                 | 63:1   | Reserved. Attempts to write to reserved bits result in a #GP(0).   |   |
| C82H | 3202            | IA32_L2_QOS_CFG  | L2 QOS Configuration (R/W)   | If ( CPUID.(EAX=10H, ECX=2):ECX.[2] = 1 )   |
|      |                 | 0  | Enable (R/W) Set 1 to enable L2 CAT masks and COS to operate in Code and Data Prioritization (CDP) mode.     |   |
|      |                 | 63:1   | Reserved. Attempts to write to reserved bits result in a #GP(0).   |   |
| C83H | 3203            | IA32_L3_I0_QOS_CFG                                       | L3 I/O QOS Configuration (R/W) This MSR is used to enable the I/O RDT features.                              | If ( CPUID.(EAX=0FH,<br>ECX=1):EAX.[10:9] = 1 )   |
|      |                 | 0  | L3 I/O RDT Allocation Enable   |   |
|      |                 | 1  | L3 I/O RDT Monitoring Enable   |   |
|      |                 | 63:2   | Reserved   |   |
| C8DH | 3213            | IA32_QM_EVTSEL   | Monitoring Event Select Register (R/W)   | If ( CPUID.(EAX=07H,<br>ECX=0):EBX.[12] = 1 )   |
|      |                 | 7:0  | Event ID: ID of a supported monitoring event to report via IA32_QM_CTR.                                      |   |
|      |                 | 31:8   | Reserved   |   |
|      |                 | N+31:32  | Resource Monitoring ID: ID for monitoring hardware to report monitored data via IA32_QM_CTR.                 | N = Ceil (Log <sub>2</sub> (<br>CPUID.(EAX= 0FH,<br>ECX=0H).EBX[31:0] +1))                    |
|      |                 | 63:N+32  | Reserved   |   |
| C8EH | 3214            | IA32_QM_CTR  | Monitoring Counter Register (R/O)  | If ( CPUID.(EAX=07H,<br>ECX=0):EBX.[12] = 1 )   |
|      |                 | 61:0   | Resource Monitored Data  |   |
|      |                 | 62   | Unavailable: If 1, indicates data for this RMID is not available or not monitored for this resource or RMID. |   |
|      |                 | 63   | Error: If 1, indicates an unsupported RMID or event type was written to IA32_PQR_QM_EVTSEL.                  |   |
| C8FH | 3215            | IA32_PQR_ASSOC   | Resource Association Register (R/W)  | If ( (CPUID.(EAX=07H,<br>ECX=0):EBX[12] = 1) or<br>(CPUID.(EAX=07H,<br>ECX=0):EBX[15] = 1 ) ) |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|                   | gister<br>dress   | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description  | Comment  |
|-------------------|-------------------|--|--|--|
| Hex               | Decimal           |  |  |  |
|                   |                   | N-1:0  | Resource Monitoring ID (R/W): ID for monitoring hardware to track internal operation, e.g., memory access. | N = Ceil (Log <sub>2</sub> (<br>CPUID.(EAX= 0FH,<br>ECX=0H).EBX[31:0] +1)) |
|                   |                   | 31:N   | Reserved   |  |
|                   |                   | 63:32  | COS (R/W): The class of service (COS) to enforce (on writes); returns the current COS when read.           | If ( CPUID.(EAX=07H,<br>ECX=0):EBX.[15] = 1 )                              |
| C90H<br>-         | 3216              | Reserved MSR Address Space for CAT<br>Mask Registers     | See Section 18.19.4.1, "Enumeration and Detection Support of Cache Allocation Technology."                 |  |
| D8FH              | 3471              | 1000 10 11001 0  | 12.01714 1.6   | V. (CD) IID (CA) ( 4 0 )   |
| C90H              | 3216              | IA32_L3_MASK_0   | L3 CAT Mask for COSO (R/W)   | If (CPUID.(EAX=10H,<br>ECX=0H):EBX[1]!= 0)                                 |
|                   |                   | 31:0   | Capacity Bit Mask (R/W)  |  |
|                   |                   | 63:32  | Reserved   |  |
| C90H+<br>n        | 3216+n            | IA32_L3_MASK_n   | L3 CAT Mask for COSn (R/W)   | n = CPUID.(EAX=10H,<br>ECX=1H):EDX[15:0]                                   |
|                   |                   | 31:0   | Capacity Bit Mask (R/W)  |  |
|                   |                   | 63:32  | Reserved   |  |
| D10H<br>-<br>D4FH | 3344<br>-<br>3407 | Reserved MSR Address Space for L2<br>CAT Mask Registers  | See Section 18.19.4.1, "Enumeration and<br>Detection Support of Cache Allocation<br>Technology."           |  |
| D10H              | 3344              | IA32_L2_MASK_0   | L2 CAT Mask for COSO (R/W)   | If (CPUID.(EAX=10H,<br>ECX=0H):EBX[2]!= 0)                                 |
|                   |                   | 31:0   | Capacity Bit Mask (R/W)  |  |
|                   |                   | 63:32  | Reserved   |  |
| D10H+<br>n        | 3344+n            | IA32_L2_MASK_n   | L2 CAT Mask for COSn (R/W)   | n = CPUID.(EAX=10H,<br>ECX=2H):EDX[15:0]                                   |
|                   |                   | 31:0   | Capacity Bit Mask (R/W)  |  |
|                   |                   | 63:32  | Reserved   |  |
| D90H              | 3472              | IA32_BNDCFGS   | Supervisor State of MPX Configuration (R/W)  | If (CPUID.(EAX=07H,<br>ECX=0H):EBX[14] = 1)                                |
|                   |                   | 0  | EN: Enable Intel MPX in supervisor mode.   |  |
|                   |                   | 1  | BNDPRESERVE: Preserve the bounds registers for near branch instructions in the absence of the BND prefix.  |  |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|      | gister<br>dress | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description   | Comment  |
|------|-----------------|--|---|--|
| Hex  | Decimal         |  |   |  |
|      |                 | 11:2   | Reserved, must be zero.   |  |
|      |                 | 63:12  | Base Address of Bound Directory.  |  |
| D91H | 3473            | IA32_COPY_LOCAL_TO_PLATFORM <sup>5</sup>                 | Copy Local State to Platform State (W)  | IF ((CPUID.19H:EBX[4] = 1)<br>&& (CPUID.(EAX=07H,<br>ECX=0H).ECX[23] = 1)) |
|      |                 | 0  | IWKeyBackup<br>Copy IWKey to IWKeyBackup  | IF ((CPUID.19H:EBX[4] = 1)<br>&& (CPUID.(EAX=07H,<br>ECX=0H).ECX[23] = 1)) |
|      |                 | 63:1   | Reserved  |  |
| D92H | 3474            | IA32_COPY_PLATFORM_TO_LOCAL <sup>5</sup>                 | Copy Platform State to Local State (W)  | IF ((CPUID.19H:EBX[4] = 1)<br>&& (CPUID.(EAX=07H,<br>ECX=0H).ECX[23] = 1)) |
|      |                 | 0  | IWKeyBackup<br>Copy IWKeyBackup to IWKey  | IF ((CPUID.19H:EBX[4] = 1)<br>&& (CPUID.(EAX=07H,<br>ECX=0H).ECX[23] = 1)) |
|      |                 | 63:1   | Reserved  |  |
| D93H | 3475            | IA32_PASID   | Process Address Space Identifier (R/W)  |  |
|      |                 | 19:0   | Process address space identifier (PASID). Specifies the PASID of the currently running software thread. |  |
|      |                 | 30:20  | Reserved  |  |
|      |                 | 31   | Valid. Execution of ENQCMD causes a #GP if this bit is clear.   |  |
|      |                 | 63:32  | Reserved  |  |
| DA0H | 3488            | IA32_XSS   | Extended Supervisor State Mask (R/W)  | If( CPUID.(ODH, 1):EAX.[3] = 1   |
|      |                 | 7:0  | Reserved.   |  |
|      |                 | 8  | PT State (R/W)  |  |
|      |                 | 9  | Reserved.   |  |
|      |                 | 10   | PASID State (R/W)   |  |
|      |                 | 11   | CET_U State (R/W)   |  |
|      |                 | 12   | CET_S State (R/W)   |  |
|      |                 | 13   | HDC State (R/W)   |  |
|      |                 | 14   | UINTR State (R/W)   |  |
|      |                 | 15   | LBR State (R/W)   |  |
|      |                 | 16   | HWP State (R/W)   |  |
|      |                 | 63:17  | Reserved.   |  |
| DB0H | 3504            | IA32_PKG_HDC_CTL   | Package Level Enable/disable HDC (R/W)  | If CPUID.06H:EAX.[13] = 1  |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|            | jister<br>dress | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description   | Comment                   |
|------------|-----------------|--|---|---------------------------|
| Hex        | Decimal         |  |   |                           |
|            |                 | 0  | HDC_Pkg_Enable (R/W) Force HDC idling or wake up HDC-idled logical processors in the package. See Section 15.5.2, "Package level Enabling HDC."   | If CPUID.06H:EAX.[13] = 1 |
|            |                 | 63:1   | Reserved  |                           |
| DB1H       | 3505            | IA32_PM_CTL1   | Enable/disable HWP (R/W)  | If CPUID.06H:EAX.[13] = 1 |
|            |                 | 0  | HDC_Allow_Block (R/W) Allow/Block this logical processor for package level HDC control. See Section 15.5.3.   | If CPUID.06H:EAX.[13] = 1 |
|            |                 | 63:1   | Reserved  |                           |
| DB2H       | 3506            | IA32_THREAD_STALL  | Per-Logical_Processor_ID HDC Idle<br>Residency (R/0)  | If CPUID.06H:EAX.[13] = 1 |
|            |                 | 63:0   | Stall_Cycle_Cnt (R/W) Stalled cycles due to HDC forced idle on this logical processor. See Section 15.5.4.1.  | If CPUID.06H:EAX.[13] = 1 |
| 1200H<br>- | 4608<br>-       | IA32_LBR_x_INFO  | Last Branch Record Entry X Info Register (R/W)  |                           |
| 121FH      | 4639            |  | An attempt to read or write IA32_LBR_x_INFO such that $x \ge IA32\_LBR\_DEPTH.DEPTH$ will #GP.  |                           |
|            |                 | 15:0   | CYC_CNT The elapsed CPU cycles (saturating) since the last LBR was recorded. See Section 18.1.3.3.  | Reset Value: 0            |
|            |                 | 55:16  | Undefined, may be zero or non-zero. Writes of non-zero values do not fault, but reads may return a different value.   | Reset Value: 0            |
|            |                 | 59:56  | BR_TYPE The branch type recorded by this LBR. Encodings: 0000B: COND 0001B: JMP Indirect 0010B: JMP Direct 0011B: CALL Indirect 0100B: CALL Direct 0101B: RET 011xB: Reserved 1xxxB: Other Branch | Reset Value: 0            |
|            |                 | 60   | CYC_CNT_VALID CYC_CNT value is valid. See Section 19.1.3.3.   | Reset Value: 0            |

Table 2-2. IA-32 Architectural MSRs (Contd.)

|       | jister<br>dress | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description   | Comment  |
|-------|-----------------|--|---|--|
| Hex   | Decimal         |  |   |  |
|       |                 | 61   | TSX_ABORT This LBR record is a TSX abort. On processors that do not support Intel TSX (CPUID.07H.EBX.HLE[bit 4]=0 and CPUID.07H.EBX.RTM[bit 11]=0), this bit is undefined.                                      | Reset Value: 0   |
|       |                 | 62   | IN_TSX This LBR record records a branch that retired during a TSX transaction. On processors that do not support Intel TSX (CPUID.07H.EBX.HLE[bit 4]=0 and CPUID.07H.EBX.RTM[bit 11]=0), this bit is undefined. | Reset Value: 0   |
|       |                 | 63   | MISPRED  The recorded branch direction (conditional branch) or target (indirect branch) was mispredicted.   | Reset Value: 0   |
| 1406H | 5126            | IA32_MCU_CONTROL   | MCU Control (R/W) Controls the behavior of the Microcode Update Trigger MSR, IA32_BIOS_UPDT_TRIG.   | If<br>CPUID.07H.0H:EDX[29]=1<br>&&<br>MSR.IA32_ARCH_CAPABILI<br>TIES.MCU_CONTROL=1 |
|       |                 | 0  | LOCK Once set, further writes to this MSR will cause a #GP(0) fault. Bypassed during SMM if EN_SMM_BYPASS (bit 2) is set.   |  |
|       |                 | 1  | DIS_MCU_LOAD  If this bit is set on a given logical processor, then any subsequent attempts to load a microcode update by that logical processor will be silently dropped (WRMSR 0x79 has no effect).           |  |
|       |                 | 2  | EN_SMM_BYPASS  If set, then writes to IA32_MCU_CONTROL are allowed during SMM regardless of the LOCK bit. This enables BIOS to Opt-In to the SMM Bypass functionality.  |  |
|       |                 | 63:3   | Reserved.   |  |
| 14CEH | 5326            | IA32_LBR_CTL   | Last Branch Record Enabling and<br>Configuration Register (R/W)   |  |
|       |                 | 0  | LBREn When set, enables LBR recording.  | Reset Value: 0   |
|       |                 | 1  | OS When set, allows LBR recording when CPL == 0.  | Reset Value: 0   |

Table 2-2. IA-32 Architectural MSRs (Contd.)

| Register<br>Address |         | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description   | Comment             |
|---------------------|---------|--|---|---------------------|
| Hex                 | Decimal |  |   |                     |
|                     |         | 2  | USR When set, allows LBR recording when CPL != 0.   | Reset Value: 0      |
|                     |         | 3  | CALL_STACK When set, records branches in call-stack mode. See Section 19.1.2.4.   | Reset Value: 0      |
|                     |         | 15:4   | Reserved  | Reset Value: 0      |
|                     |         | 16   | COND When set, records taken conditional branches. See Section 19.1.2.3.  |                     |
|                     |         | 17   | NEAR_REL_JMP When set, records near relative JMPs. See Section 19.1.2.3.  |                     |
|                     |         | 18   | NEAR_IND_JMP When set, records near indirect JMPs. See Section 19.1.2.3.  |                     |
|                     |         | 19   | NEAR_REL_CALL<br>When set, records near relative CALLs. See<br>Section 19.1.2.3.  |                     |
|                     |         | 20   | NEAR_IND_CALL<br>When set, records near indirect CALLs. See<br>Section 19.1.2.3.  |                     |
|                     |         | 21   | NEAR_RET When set, records near RETs. See Section 19.1.2.3.   |                     |
|                     |         | 22   | OTHER_BRANCH When set, records other branches. See Section 19.1.2.3.  |                     |
|                     |         | 63:23  | Reserved  |                     |
| 14CFH               | 5327    | IA32_LBR_DEPTH   | Last Branch Record Maximum Stack Depth<br>Register (R/W)  |                     |
|                     |         | N:O  | DEPTH The number of LBRs to be used for recording. Supported values are indicated by the bitmap in CPUID.(EAX=01CH,ECX=0):EAX[7:0]. The reset value will match the maximum supported by the CPU. Writes of unsupported values will #GP fault. | Reset Value: Varies |
|                     |         | 63:N+1   | Reserved  | Reset Value: 0      |

Table 2-2. IA-32 Architectural MSRs (Contd.)

| Register<br>Address |           | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description   | Comment                   |
|---------------------|-----------|--|---|---------------------------|
| Hex                 | Decimal   |  |   |                           |
| 1500H<br>-          | 5376<br>- | IA32_LBR_x_FROM_IP                                       | Last Branch Record entry X source IP register (R/W).  |                           |
| 151FH               | 5407      |  | An attempt to read or write IA32_LBR_x_FROM_IP such that $x \ge IA32\_LBR\_DEPTH.DEPTH$ will #GP.                     |                           |
|                     |           | 63:0   | FROM_IP   | Reset Value: 0            |
|                     |           |  | The source IP of the recorded branch or event, in canonical form. Writes to bits above MAXLINADDR-1 are ignored.      |                           |
| 1600H<br>-          | 5632<br>- | IA32_LBR_x_TO_IP   | Last Branch Record Entry X Destination IP<br>Register (R/W)   |                           |
| 161FH               | 5663      |  | An attempt to read or write IA32_LBR_x_TO_IP such that $x \ge IA32\_LBR\_DEPTH.DEPTH$ will #GP.                       |                           |
|                     |           | 63:0   | TO_IP   | Reset Value: 0            |
|                     |           |  | The destination IP of the recorded branch or event, in canonical form. Writes to bits above MAXLINADDR-1 are ignored. |                           |
| 17D0H               | 6096      | IA32_HW_FEEDBACK_PTR                                     | Hardware Feedback Interface Pointer   | If CPUID.06H:EAX.[19] = 1 |
|                     |           | 0  | Valid (R/W)   |                           |
|                     |           |  | When set to 1, indicates a valid pointer is programmed into the ADDR field of the MSR.                                |                           |
|                     |           | 11:1   | Reserved  |                           |
|                     |           | (MAXPHYADDR-1):12  | ADDR (R/W)  |                           |
|                     |           |  | Physical address of the page frame of the first page of the hardware feedback interface structure.                    |                           |
|                     |           | 63:MAXPHYADDR  | Reserved  |                           |
| 17D1H               | 6097      | IA32_HW_FEEDBACK_CONFIG                                  | Hardware Feedback Interface Configuration   | If CPUID.06H:EAX.[19] = 1 |
|                     |           | 0  | Enable (R/W)  |                           |
|                     |           |  | When set to 1, enables the hardware feedback interface.   |                           |
|                     |           | 63:1   | Reserved  |                           |
| 17D2H               | 6098      | IA32_THREAD_FEEDBACK_CHAR                                | Thread Feedback Characteristics (R/O)   | If CPUID.06H:EAX.[23] = 1 |
|                     |           | 7:0  | Application Class ID, pointing into the Intel<br>Thread Director structure.   |                           |
|                     |           | 62:8   | Reserved  |                           |

Table 2-2. IA-32 Architectural MSRs (Contd.)

| Register<br>Address |         | Architectural MSR Name / Bit Fields (Former MSR Name) | MSR/Bit Description   | Comment  |
|---------------------|---------|---|---|--|
| Hex                 | Decimal |   |   |  |
|                     |         | 63  | Valid bit. When set to 1 the OS Scheduler can use the Class ID (in bits 7:0) for its scheduling decisions.  |  |
|                     |         |   | If this bit is 0, the Class ID field should be ignored. It is recommended that the OS uses the last known Class ID of the software thread for its scheduling decisions. |  |
| 17D4H               | 6100    | IA32_HW_FEEDBACK_THREAD_CONFI<br>G                    | Hardware Feedback Thread Configuration (R/W)  |  |
|                     |         | 0   | Enables Intel Thread Director. When set to 1, logical processor scope Intel Thread Director is enabled. Default is 0 (disabled).  |  |
|                     |         | 63:1  | Reserved  |  |
| 17DAH               | 6106    | IA32_HRESET_ENABLE                                    | History Reset Enable (R/W)  |  |
|                     |         | 0   | Enable reset of the Intel Thread Director history.  |  |
|                     |         | 31:1  | Reserved for other capabilities that can be reset by the HRESET instruction.  |  |
|                     |         | 63:32   | Reserved  |  |
| 1B01H               | 6913    | IA32_UARCH_MISC_CTL                                   | IA32_UARCH_MISC_CTL   | If IA32_ARCH_CAPABILITIES[ 12]=1   |
|                     |         | 0   | Data Operand Independent Timing Mode (DOITM)  | If<br>IA32_ARCH_CAPABILITIES[<br>12]=1                                   |
|                     |         | 63:1  | Reserved  |  |
| 4000_<br>0000H      |         | Reserved MSR Address Space                            | All existing and future processors will not implement MSRs in this range.   |  |
| 4000_<br>00FFH      |         |   |   |  |
| C000_<br>0080H      |         | IA32_EFER   | Extended Feature Enables  | If (<br>CPUID.80000001H:EDX.[2<br>0]   <br>CPUID.80000001H:EDX.[2<br>9]) |
|                     |         | 0   | SYSCALL Enable: IA32_EFER.SCE (R/W) Enables SYSCALL/SYSRET instructions in 64-bit mode.   |  |
|                     |         | 7:1   | Reserved  |  |
|                     |         | 8   | IA-32e Mode Enable: IA32_EFER.LME (R/W)<br>Enables IA-32e mode operation.   |  |
|                     |         | 9   | Reserved  |  |
|                     |         |   | •   |  |

Table 2-2. IA-32 Architectural MSRs (Contd.)

| Register<br>Address |         | Architectural MSR Name / Bit Fields<br>(Former MSR Name) | MSR/Bit Description  | Comment  |
|---------------------|---------|--|--|--|
| Hex                 | Decimal | 1  |  |  |
|                     |         | 10   | IA-32e Mode Active: IA32_EFER.LMA (R)<br>Indicates IA-32e mode is active when set.   |  |
|                     |         | 11   | Execute Disable Bit Enable: IA32_EFER.NXE (R/W)  |  |
|                     |         | 63:12  | Reserved   |  |
| C000_<br>0081H      |         | IA32_STAR  | System Call Target Address (R/W)   | If<br>CPUID.80000001:EDX.[29]<br>= 1   |
| C000_<br>0082H      |         | IA32_LSTAR   | IA-32e Mode System Call Target Address<br>(R/W)<br>Target RIP for the called procedure when<br>SYSCALL is executed in 64-bit mode. | If<br>CPUID.80000001:EDX.[29]<br>= 1   |
| C000_<br>0083H      |         | IA32_CSTAR   | IA-32e Mode System Call Target Address (R/W) Not used, as the SYSCALL instruction is not recognized in compatibility mode.         | If<br>CPUID.80000001:EDX.[29]<br>= 1   |
| C000_<br>0084H      |         | IA32_FMASK   | System Call Flag Mask (R/W)  | If<br>CPUID.80000001:EDX.[29]<br>= 1   |
| C000_<br>0100H      |         | IA32_FS_BASE   | Map of BASE Address of FS (R/W)  | If<br>CPUID.80000001:EDX.[29]<br>= 1   |
| C000_<br>0101H      |         | IA32_GS_BASE   | Map of BASE Address of GS (R/W)  | If<br>CPUID.80000001:EDX.[29]<br>= 1   |
| C000_<br>0102H      |         | IA32_KERNEL_GS_BASE                                      | Swap Target of BASE Address of GS (R/W)  | If<br>CPUID.80000001:EDX.[29]<br>= 1   |
| C000_<br>0103H      |         | IA32_TSC_AUX   | Auxiliary TSC (R/W)  | If CPUID.80000001H:<br>EDX[27] = 1 or<br>CPUID.(EAX=7,ECX=0):ECX[<br>bit 22] = 1 |
|                     |         | 31:0   | AUX: Auxiliary signature of TSC.   |  |
|                     |         | 63:32  | Reserved   |  |

## **NOTES:**

- 1. Some older processors may have supported this MSR as model-specific and do not enumerate it with CPUID.
- 2. In processors based on Intel NetBurst® microarchitecture, MSR addresses 180H-197H are supported, software must treat them as model-specific. Starting with Intel Core Duo processors, MSR addresses 180H-185H, 188H-197H are reserved.
- 3. The \*\_ADDR MSRs may or may not be present; this depends on flag settings in IA32\_MC*i\_*STATUS. See Section 16.3.2.3 and Section 16.3.2.4 for more information.
- 4. MAXPHYADDR is reported by CPUID.80000008H:EAX[7:0].
- 5. Further details on Key Locker and usage of this MSR can be found here:

https://software.intel.com/content/www/us/en/develop/download/intel-key-locker-specification.html.