



MINI-PROJECT'S REPORT

ROUND 2

LOGIC DESIGN (LAB) – CC01

GROUP 9

Đoàn Việt Tú – 1952521

Trần Minh Trung – 1953052

Ngô Nguyễn Khôi Nguyên – 1952544

CHAPTER 1: INTRODUCTION

1. TOPIC:

Running LEDs is usually used for decorating stores, buildings, companies. A Running LEDs circuit should support multiple running types.

Design and implementation a Decorative LED lights system on Altera DE2i-150 board.

Functionalities:

- Support at least 2 rules:
 - **Rule 1:** Leds start with a length of 3 at the right edge. Leds run from right to left, when the 3-led line to the left edge, leds navigation from left to right.
 - **Rule 2:** LEDs run from the two edges to middle until all LEDs are ON (bright), then turn OFF from left to right.
- Support at least 3 level of running speed on DE2I-150 (frequency): 1Hz, 2Hz, and 4Hz
(You can use higher frequencies for simulation)
- Display rule number, mode, speed on 7-segment LEDs.
- Support 2 mode: **automatic** (LEDs run from rule 1 -> rule 2 -> back to rule 1) and **hand control** (repeat one specified rule).

2. GOALS:


Practice and understanding:

- Edge trigger and Level trigger
- Blocking and non-Blocking assignment.
- Experiments on real FPGA technology – DE2I150 board

3. SOFTWARE AND HARDWARE USED:

Quartus Prime 19.1 Lite Edition, ModelSim and DE2i-150 FPGA board

4. INSTRUCTIONS:



The screenshot displays the Quartus Prime IDE interface. On the left, the Project Navigator shows a file tree with the following files: Control_Unit.v, Datapath_Unit.v, Combo_str.v, t_Combo_str.v, Clock_Div.v, Mode_Select.v, and Led7_Decoder.v. The main editor window shows the Verilog code for the top-level entity module Combo_str.v. The code is as follows:

```
1 module Combo_str(clk_50, en, rst, sw_1, sw_2, sw_3, sw_4, led, hex0, hex1);
2
3     input clk_50, en, rst, sw_1, sw_2, sw_3, sw_4;
4     output [26:0] led;
5     output [6:0] hex0;
6     output [6:0] hex1;
7     wire [1:0] mode;
8     wire clk_new, auto_rst, switch_r1r2, LR, en_DP;
9
10    Clock_Div A(clk_50, sw_1, sw_2, clk_new);
11    Mode_Select M(clk_new, sw_3, sw_4, mode);
12    Led7_Decoder L(clk_new, sw_1, sw_2, mode, hex0, hex1);
13    Control_Unit C(auto_rst, switch_r1r2, LR, en_DP, mode, clk_new, rst, en, led);
14    Datapath_Unit D(led, mode, clk_new, en_DP, rst, LR, switch_r1r2, auto_rst);
15
16
17
18
19    endmodule
20
21
```

(top-level entity module)

- **LEDs, switches, buttons and 7-segment LEDs used:**

- All LEDs (18 LEDR + 9 LEDG) → [26:0] led
- Switches:

SW[0], SW[1] (to select SPEED) → {sw_1, sw_2}

2'b01 (1 Hz),

2'b10 (2 Hz),

2'b11 (4 Hz),

2'b00 (50 MHz - board frequency)

SW[2], SW[3] (to select MODE) → {sw_3, sw_4}

2'b01 (repeat rule 1), 2'b10 (repeat rule 2),

2'b11: (automatic), 2'b00: all LEDs are off.

- Buttons:

KEY[0] (reset) → rst, to set things ready or to switch modes

KEY[1] (enable) → en, to start running LEDs

- 7-seg LEDs:

HEX0 (display MODE) → [6:0] hex0

HEX1 (display SPEED) → [6:0] hex1

- **How it works: (pictures in Chapter 2 to demonstrate)**


- MANUAL/AUTOMATIC: select SPEED, MODE, turn on rst for a second, then turn it off and press en.

For example: to run mode 1 (repeat rule 1) with frequency 50 MHZ, first turn off SW[0], SW[1], then turn off SW[2] and turn on SW[3], turn on KEY[0] for a second and turn it off, then hit KEY[1] to begin.

- SWITCHING MODEs: to switch among three modes manually, first run MODE 1 (or 2, 3), after a while, hit KEY[0] to set things ready, then select SWs to another MODE and turn off KEY[0] to begin.



CHAPTER 2: DESIGN AND IMPLEMENT


RTL Viewer:



CHAPTER 3: EXPERIMENTS


MODE 1 (REPEAT RULE 1) - 50 MHZ






(testbench for mode 1)

MODE 2 (REPEAT RULE 2) – 50 MHZ







```


ModelSim - INTEL FPGA STARTER EDITION 10.5b
File Edit View Compile Simulate Add Source Tools Layout Bookmarks Window Help
Layout Simulate
ColumnLayout Default
C:\IntelFPGA_lite\mini project\2\t_Combo_str.v (t_Combo_str) - Default
Ln#
7      parameter timeout = 800;
8
9      initial #timeout $finish;
10
11      Combo_str C(clk_50, en, rst, sw_1, sw_2, sw_3, sw_4, led, hex0, hex1);
12
13      always #5 clk_50 = ~clk_50;
14
15      initial begin
16          clk_50 = 0;
17          en = 0;
18          rst = 0;
19          sw_1 = 0;
20          sw_2 = 0;
21          sw_3 = 1;
22          sw_4 = 0;
23
24          #20
25          rst = 1;
26
27          #10
28          rst = 0;
29
30          #5
31          en = 1;
32
33          /* #200
34             rst = 1;
35
36          #10
37          sw_3 = 0;

```

(testbench for mode 2)


SWITCH FROM MODE 2 TO MODE 1 (MANUALLY)






(testbench for mode 2-mode 1)

MODE 3 (AUTOMATIC) – 50 MHZ





```

ModelSim - INTEL FPGA STARTER EDITION 10.5b
File Edit View Compile Simulate Add Source Tools Layout Bookmarks Window Help

Layout [Simulate]
ColumnLayout [Default]

C:\IntelFPGA_10e\mini project\2\t_Combo_str.v (t_Combo_str) - Default
Ln#
9 initial #timeout $finish;
10
11 Combo_str C(clk_50, en, rst, sw_1, sw_2, sw_3, sw_4, led, hex0, hex1);
12
13 always #5 clk_50 = ~clk_50;
14
15 initial begin
16     clk_50 = 0;
17     en = 0;
18     rst = 0;
19     sw_1 = 0;
20     sw_2 = 0;
21     sw_3 = 1;
22     sw_4 = 1;
23
24     #20
25     rst = 1;
26
27     #10
28     rst = 0;
29
30     #5
31     en = 1;
32
33     /* #200
34     rst = 1;
35
36     #10
37     sw_3 = 0;
38     sw_4 = 1;
39

```

(testbench for mode 3)

CHAPTER 4: CONCLUSION AND FUTURE WORK

STRONG/WEAK ASPECTS:

- Strong aspects: easy to operate with simple steps, can run with different frequency and can switch among modes.
- Weak aspects: hard to maintain and modify, as the main modules contain a lot of codes, especially mode 3 case with many nested if-else statements.

CONCLUSION:

Running LEDs is usually used for decorating stores, buildings, companies. A Running LEDs circuit should support multiple running types. This is the first step to understand and practice on electrical circuits.

LINK (REPORT, VERILOG CODEs & PICTUREs):

<https://drive.google.com/drive/folders/1wy285Zsd5sYwbxgYdZ6HzD2tn5iAathA?usp=sharing>

(folder *codes* includes: Control_Unit.v, Datapath_Unit.v, Combo_str.v, t_Combo_str.v, Clock_Div.v, Mode_Select.v and Led7_Decoder.v)

DUTY ROSTER:

MAIN CODER, IDEA & REPORT	IDEA, SUPPORT	SUPPORT
Việt Tú	Minh Trung	Khôi Nguyên