UW Student: Brian Chen

EE 371

January 17, 2025

Lab 1B Report

I. Procedure

A. Task #1

First, I drew out the 2-output / 3-input state diagram for the entrance passcode as shown in Figure 1. Then, I first do the FSM code for "passcode.sv" at first. It's a 9-state Moore FSM.




Figure 1: Moore finite state machine of "passcode" module.

Second, I worked on the counter which is "counter.sv" for counting how many cars have been entranced the parking lot.

Third, I used "twoDFF.sv" and which is a D flip-flop code from my EE271 previous lab and also "unserInput.sv" for holding the value that it will only count one time when KEY[3:1] is pressed, no matter how long it pressed (during many clock cycles).

The HDL code "userInput.sv is also contributed by a FSM, and Figure 2 shows the state diagram of the Moore finite-state machine for this module.




Figure 2: Moore finite state machine of "userInput" module.

Third, I created a higher-level file to integrate "passcode.sv", "twoDFF.sv", and "userInput.sv" which is passcode all.sv.

Fourth, I contributed passcode_all_counter.sv, to implement calling "counter" method for counting number of cars entering the parking lots and sync with "passcode_all.sv".

The trigger condition "dec" needs to go through the "twoDFF" module and the "userInput" module, so that it will not over count when the signal is stay HIGH in many clock cycles.

Fifth, I wrote "bcd7seg.sv" to driving the seven-segment displays HEX5, HEX4, HEX3, HEX2, HEX1, and HEX0.

Sixth, I contributed "top_cell.sv" for integrating "passcode_all_counter.sv" and "bcd7seg.sv". Seventh, I finished "DE1_SoC.sv" main code, which is easily call the method "top_cell"; however, when I tested it on LabsLand, the entrance gate was not working with it. So, I tried to add "signal_extender.sv" given by Canvas. Then, pull out the entrance gate signal which is for V GPIO[31] to extend.

GPIO Ports	I/O	Description
V_GPIO[28]	I	Presence Parking 1: Lets you know if there is a car in parking spot 1.
V_GPIO[29]	I	Presence Parking 2: Lets you know if there is a car in parking spot 2.
V_GPIO[30]	I	Presence Parking 3: Lets you know if there is a car in parking spot 3.
V_GPIO[23]	I	Presence at Entrance Gate: Lets you know if there is a car waiting at the entrance
V_GPIO[24]	I	Presence at Exit Gate: Lets you know if there is a car waiting at the exit.
V_GPIO[26]	О	LED Parking 1: Lets you change LED color of parking spot 1 (0 = green, 1 = red).
V_GPIO[27]	О	LED Parking 2: Lets you change LED color of parking spot 2 (0 = green, 1 = red).
V_GPIO[32]	О	LED Parking 3: Lets you change LED color of parking spot 3 (0 = green, 1 = red).
V_GPIO[34]	О	LED Full: Lets you change LED color of the full indicator LED (0 = green, 1 = red).
V_GPIO[31]	О	Open Entrance Gate: Opens the entrance gate. When you send a 1, the gate will stay open until a car enters the lot.
V_GPIO[33]	О	Open Exit Gate: Opens the exit gate. When you send a 1, the gate will stay open until a car leaves the lot.

Table 1: GPIO mapping and port descriptions.

II. Result

A. Task #1

So, what I did for testbench is test if I pressed "KEY2, KEY1, KEY3", "KEY1, KEY1, KEY2" in order when there is a car waiting at entrance gate, and I see what happened with all the modules. After those, I checked when the car is leaving for a few times for checking if the counter and others module work as I thought. Figure 3 shows the simulated waveform of the 3D parking lot simulator

generated by Modelsim. For the demonstration of this design, I provide the recorded video. Please access the video via the hyperlink: https://www.youtube.com/watch?v=0ZIBwFXs_O8.




Figure 3: The simulated waveform of the 3D parking lot simulator generated by Modelsim.

III. Final Product

In this LAB, I became familiar with the GPIO interface and the LabsLand environment. The experimental results showed that by combining FPGA and GPIO, I could successfully control the parking and vehicle entry and exit status in the 3D parking lot simulator.

IV. Appendix

A. Block diagram




Figure 4: The block diagram of the module "passcode all counter".




Figure 5: The block diagram of the module "top_cell".




Figure 6: The block diagram of the whole design.

B. DE1 SoC.sv

```
module DE1_SOC(HEX5, HEX4, HEX3, HEX2, HEX1, HEX0, KEY, SW, LEDR, V_GPIO, CLOCK_50);
// define ports
  output logic [6:0]   HEX5, HEX4, HEX3, HEX2, HEX1, HEX0;
  output logic [9:0]   LEDR;
  input logic [3:1]   KEY;
  input logic [9:0]   SW;
  input logic CLOCK_50;
  inout logic [35:23]  V_GPIO;
  8
10
11
12
13
14
15
16
17
18
19
20
                  logic hold, hold2; // for signal_extender
                 21
22
23
24
                  signal_extender s1(.in(hold), .out(hold2), .reset(SW[9]), .clk(CLOCK_50));
         assign V_GPIO[31] = hold2;
assign V_GPIO[26] = V_GPIO[28]; // specify the color of LED1.
assign V_GPIO[27] = V_GPIO[29]; // specify the color of LED2.
assign V_GPIO[32] = V_GPIO[30]; // specify the color of LED3.
25
26
27
         // specify the color (0:green / 1:red) of the full indicaror LED. assign V_{GPIO[34]} = V_{GPIO[28]} & V_{GPIO[29]} & V_{GPIO[30]};
29
30
31
          endmodule // DE1_SoC
```

C. top cell.sv

```
module top_cell (CLK, RST, Prs, Car_in, Car_out, Entrance, Exit, HEX5, HEX4, HEX3, HEX2,
 1
     HEX1, HEX0);
  input logic CLK, RST;
  input logic [3:1] Prs;
 3
         input logic Car_in, Car_out;
         output logic Entrance, Exit;
output logic [6:0] HEX5, HEX4, HEX3, HEX2, HEX1, HEX0;
 6
         logic [1:0] count;
 8
 9
10
          passcode_all_counter K1 (.CLK, .RST, .Prs, .Car_in, .Car_out, .Entrance, .Exit,
      .count);
11
                                   K2 (.bcd(count), .HEX5, .HEX4, .HEX3, .HEX2, .HEX1, .HEX0);
12
          bcd7seg
13
14
      endmodule
```

D. passcode all counter.sv

```
module passcode_all_counter (CLK, RST, Prs, Car_in, Car_out, Entrance, Exit, count);
           input logic CLK, RST;
input logic [3:1] Prs;
input logic Car_in, Car_out;
 3
 4
           output logic Entrance, Exit;
output logic [1:0] count;
 5
 6
 7
 8
            logic Car_out_QD, Car_out_eff;
 9
           logic P1, P2;
10
11
           assign Entrance = Car_in & (P1 | P2) & (count < 3);</pre>
12
13
14
15
           assign Exit = Car_out;
             passcode_all m1 (.CLK(CLK), .RST(RST), .Prs(Prs), .P2(P2), .P1(P1));
counter m2 (.clk(CLK), .reset(RST), .inc(Entrance), .dec(Car_out_eff),
16
17
        .count(count)):
                               m3 (.CLK(CLK), .RST(RST), .D(Car_out), .Q(Car_out_QD));
m4 (.CLK(CLK), .RST(RST), .Qin(Car_out_QD), .Qeff(Car_out_eff));
             twoDFF
19
             userInput
       endmodule
20
```

E. bcd7seg.sv

```
module bcd7seg(bcd, HEX5, HEX4, HEX3, HEX2, HEX1, HEX0); input logic [1:0] bcd; output logic [6:0] HEX5, HEX4, HEX3, HEX2, HEX1, HEX0;
               8
                                                                parameter [6:0] Blank = 7'b111_1111; // 7'h7f
parameter [6:0] A = 7'b000_1000; // 7'h08
parameter [6:0] C = 7'b100_0110; // 7'h46
10
11
12
                                                              parameter [6:0] C = 7'b100_0110; // 7'h46
parameter [6:0] E = 7'b000_0110; // 7'h06
parameter [6:0] F = 7'b000_1110; // 7'h0e
parameter [6:0] L = 7'b100_0111; // 7'h47
parameter [6:0] L = 7'b100_0111; // 7'h47
parameter [6:0] U = 7'b100_0001; // 7'h41
parameter [6:0] Chr_0 = 7'b100_0000; // 7'h40
parameter [6:0] Chr_1 = 7'b111_1001; // 7'h79
parameter [6:0] Chr_2 = 7'b010_0100; // 7'h24
parameter [6:0] Chr_3 = 7'b011_0000; // 7'h30
13
  15
16
17
18
19
20
21
22
23
24
                                                                    always_comb begin
                                                                    case(bcd)
                                                                                                                          3'b000:
3'b001:
                                                                                                                                                                                                                                         {HEX5, HEX4, HEX3, HEX2, HEX1, HEX0} = {C, L, E, A, r, Chr_0}; 
{HEX5, HEX4, HEX3, HEX2, HEX1, HEX0} = {Blank, Blank, Bla
25
26
                                                                  Chr_1};
3'b010:
27
                                                                                                                                                                                                                                           {HEX5, HEX4, HEX3, HEX2, HEX1, HEX0} = {Blank, Blank, Blan
                                                                    Chr_2 };
                                                                                                             3'b011: {HEX5, HEX4, HEX3, HEX2, HEX1, HEX0} = {F, U, L, L, Blank, Chr_3}; default: {HEX5, HEX4, HEX3, HEX2, HEX1, HEX0} = {Blank, Blank, Blan
28
29
                                                                    Blank};
  30
                                                                    endcase
31
                                                                    end
32
33
                                                                    endmodule
```

F. passcode all.sv

```
module passcode_all (CLK, RST, Prs, P2, P1);
            input logic CLK, RST; input logic [3:1] Prs;
 3
             output logic P2, P1;
            logic [3:1] QD, Peff;
 8
                              n3 (.CLK(CLK), .RST(RST), .D(Prs[3]), .Q(QD[3]));
             twoDFF
                             n2 (.CLK(CLK), .RST(RST), .D(Prs[2]), .Q(QD[2]));
n1 (.CLK(CLK), .RST(RST), .D(Prs[1]), .Q(QD[1]))
            twoDFF
              twoDFF
10
             userInput nn3 (.CLK(CLK), .RST(RST), .Qin(QD[3]), .Qeff(Peff[3]));
userInput nn2 (.CLK(CLK), .RST(RST), .Qin(QD[2]), .Qeff(Peff[2]));
userInput nn1 (.CLK(CLK), .RST(RST), .Qin(QD[1]), .Qeff(Peff[1]));
13
       passcode m4 (.CLK(CLK), .RST(RST), .B3(Peff[3]), .B2(Peff[2]), .B1(Peff[1]), .P2(P2),
.P1(P1));
14
16
       endmodule
17
```

G. counter.sv

```
module counter(clk, reset, inc, dec, count);
 2
 3
        input logic clk, reset, inc ,dec;
 4
        output logic [1:0] count;
 5
        //counter logic
 6
 7
 8
        always_ff @(posedge clk or posedge reset) begin
 9
               if (reset)
10
                  count <= 2'b00; // reset count to 0
11
12
               else begin
13
                  if (inc && !dec && count < 2'b11)</pre>
                     count <= count + 1; // Increment if below max</pre>
14
15
16
                  else if (dec && !inc && count > 2'b00)
17
                     count <= count - 1 ; // Decrement iff above 0</pre>
18
19
               end
20
        end
21
22
     endmodule
23
```

H. twoDFF.sv

```
module twoDFF (CLK, RST, D, Q);
      input logic CLK, RST;
input logic D;
output logic Q;
logic Q1;
 7
 8
 9
10
11
12
           // DFFs
            always_ff @(posedge CLK or posedge RST) begin
13
                if (RST) begin
14
15
                  Q \ll 0;
                  Q1 <= 0;
16
17
              end
18
                else begin
19
                   Q \ll Q1;
20
                  Q1 \leftarrow D;
21
               end
22
           end
23
24
      endmodule
25
```

I. userInput.sv

```
module_userInput (CLK, RST, Qin, Qeff);
      input logic CLK, RST;
input logic Qin;
      output logic Qeff;
10
11
      // State variables
12
           typedef enum logic [1:0] {
13
               start, s1, s2
14
15
           } state_t;
           state_t ps, ns;
16
17
           // Next State logic
      always_comb begin
18
          ns = start; // Default to avoid latches
19
20
           case (ps)
                start: if (Qin == 1) ns = s1;
21
                         else ns = start;
22
23
24
25
                         if (Qin == 1) ns = s2;
                s1:
                         else ns = start;
26
27
28
29
                      if (Qin == 1) ns = s2;
             s2:
                         else ns = start;
               default: ns = start;
30
           endcase
31
      end
32
           // Output logic
always_comb begin
  Qeff = 0; // Default to avoid latches
33
34
35
36
                case (ps)
                     start: Qeff = 0;
s1: Qeff = 1;
s2: Qeff = 0;
37
38
39
40
                     s2: Qeff = 0;
default: Qeff = 0;
41
                endcase
42
           end
43
44
45
           // DFFs
always_ff @(posedge CLK or posedge RST) begin
46
                if (RST)
47
                     ps <= start;</pre>
48
                else
49
                     ps <= ns;
50
           end
51
52
      endmodule
```

J. passcode.sv

```
module passcode (CLK, RST, B3, B2, B1, P2, P1);
input logic CLK, RST, B3, B2, B1;
output logic P2, P1;
 3
      // State variables
           typedef enum logic [3:0] { s0, s1, s2, s3, s4, s5, s6, s7, s8, s9
            } state_t;
            state_t ps, ns;
10
11
           // assign ps_out = ps;
12
13
           // Next State logic
14
      always_comb begin
           ns = s0; // Default to avoid latches
15
16
            case (ps)
17
                          if (B1 == 1)
                 s0:
                          ns = s1;
else if (B2 == 1)
18
19
                           ns = s4;
20
21
22
23
24
                      else if (B3 == 1)
                           ns = s7;
                          else ns = s0;
25
                          if (B1 == 1)
                 s1:
26
27
                          ns = s2;
else if ((B2 == 1) || (B3 == 1))
28
29
                           ns = s8;
                          else ns = s1;
30
31
                 s2:
                          if (B2 == 1)
                          ns = s3;
else if ((B1 == 1) || (B3 == 1))
32
33
34
35
                           ns = s9;
                          else ns = s2;
36
37
38
39
                 s3:
                          ns = s0;
                          if (B1 == 1)
                 s4:
                          ns = s5;
else if ((B2 == 1) || (B3 == 1))
40
41
                           ns = s8;
42
43
44
45
                          else ns = s4;
                 s5:
                          if (B3 == 1)
46
47
                          ns = s6;
else if ((B1 == 1) || (B2 == 1))
                           ns = s6;
48
49
50
51
52
53
54
55
56
57
58
59
                          else ns = s5;
                 s6:
                          ns = s0;
                 s7:
                          if ((B1 == 0) \&\& (B2 == 0) \&\& (B3 == 0))
                           ns = s7;
                      else
                          ns = s8;
                          if ((B1 == 0) \&\& (B2 == 0) \&\& (B3 == 0))
                 s8:
                           ns = s8;
60
                      else
61
                          ns = s9;
62
63
                 s9:
                          ns = s0;
64
65
                default: ns = s0;
66
            endcase
      end
67
68
69
            // Output logic
70
71
72
            always_comb begin {P2, P1} = 2'b00; // Default to avoid latches
                 case (ps)
                      s0: {P2, P1} = 2'b00;
s1: {P2, P1} = 2'b00;
s2: {P2, P1} = 2'b00;
73
```