

UW Student: Brian Chen

EE 371

February 28, 2025

Lab5 Report

I. Procedure

Task 1 and Task 2:




Figure 1: The audio system used in this Lab. (This picture is from handout of Lab 5.)




Figure 2: Connections between FPGA and Audio CODEC. (This picture is from DE1-SoC User Manual.)

Figure 1 shows the audio system used in this Lab. Figure 2 shows the onnections between FPGA and Audio CODEC. According to the guidance in Lab handout, I mode some modifications on the SystemVerilog codes in part1.v and part2.v as shown in Figures 3 and 4, respectively. In this design, the inputs of DE1_SoC are arranged as follows. KEY[0] is for the reset signal; SW[9] is for selecting the audio sources either from the audio file “piano_noisy.mp3” or the tone stored in memory. In order to arrange this task, I created the file “note_data.mif” by python script provided by the starterkit. According to the memory contents specified in “note_data.mif”, I created a 48000-word x 24-bit ROM called “rom_lab5.v” for storing the tone. I used a counter to generate the running addresses for reading the data from memory.

After writing the SystemVerilog codes, I simulated this design on Modelsim-Altera and verifyied the functions on LabsLand.

```

31 // Send the data from mic to speakers.
32 assign writedata_left = readdata_left;
33 assign writedata_right = readdata_right;
34 assign read = read_ready ? 1 : 0;
35 assign write = write_ready ? 1 : 0;

```

Figure 3: Modifications in part1.sv.

```

31 // Generate clk off of CLOCK_50, whichClock picks rate.
32 wire [31:0] div_clk;
33 parameter whichClock = 9; // 48.8 kHz clock (50 MHz / 2^10 = 48.8 kHz)
34 /*=====*/
35 // clock_divider (File Name: clock_divider.sv)
36 /*=====*/
37 clock_divider cdiv (.clock(CLOCK_50), .reset(reset), .divided_clocks(div_clk));
38 /*-----*/
39 // clock selection;
40 // allows for easy switching between simulation and board clocks
41 /*-----*/
42 wire clkSelect;
43 //Uncomment ONE of the following two lines depending on intention
44 //*****
45 // assign clkSelect = CLOCK_50; // for simulation
46 assign clkSelect = div_clk[whichClock]; // for DE1_SoC board
47 //*****
48 wire [23:0] readdata;
49 wire [15:0] address;
50
51 // Instantiate rom_lab5.
52 rom_lab5 m1 (.address(address), .clock(clkSelect), .q(readdata));
53
54 // Instantiate counter to generate the addresses for memory read operations.
55 counter m2 (.clock(clkSelect), .reset(reset), .count(address));
56
57 // Send the data read from rom_lab5 to speakers.
58 assign writedata_left = readdata;
59 assign writedata_right = readdata;
60 assign read = read_ready ? 1 : 0;
61 assign write = write_ready ? 1 : 0;

```

Figure 4 (a): Modifications in part2.sv.

```

33 // Use SW[9] to select the output signals to DE1_SoC.
34 assign FPGA_I2C_SCLK = SW[9] ? FPGA_I2C_SCLK2 : FPGA_I2C_SCLK1;
35 assign AUD_XCK = SW[9] ? AUD_XCK2 : AUD_XCK1;
36 assign AUD_DACDAT = SW[9] ? AUD_DACDAT2 : AUD_DACDAT1 ;
37

```

Figure 4 (b): Modifications in part2.sv.

```

38 // Instantiate part1
39 part1 p1 (.CLOCK_50,
40 .CLOCK2_50,
41 .KEY,
42
43 // Rename FPGA_I2C_SCLK as FPGA_I2C_SCLK1.
44 .FPGA_I2C_SCLK(FPGA_I2C_SCLK1), //<---This line.
45 .FPGA_I2C_SDAT,
46
47 // Rename AUD_XCK as AUD_XCK1.
48 .AUD_XCK(AUD_XCK1), //<---This line.
49 .AUD_DACLCK,
50 .AUD_ADCLCK,
51 .AUD_BCLK,
52 .AUD_ADCDAT,
53
54 // Rename AUD_DACDAT as AUD_DACDAT1.
55 .AUD_DACDAT(AUD_DACDAT1) //<---This line.
56 );
57
58 // Instantiate part2
59 part2 p2 (.CLOCK_50,
60 .CLOCK2_50,
61 .KEY,
62
63 // Rename FPGA_I2C_SCLK as FPGA_I2C_SCLK2.
64 .FPGA_I2C_SCLK(FPGA_I2C_SCLK2), //<---This line.
65 .FPGA_I2C_SDAT,
66
67 // Rename AUD_XCK as AUD_XCK2.
68 .AUD_XCK(AUD_XCK2), //<---This line.
69 .AUD_DACLCK,
70 .AUD_ADCLCK,
71 .AUD_BCLK,
72 .AUD_ADCDAT,
73
74 // Rename AUD_DACDAT as AUD_DACDAT2.
75 .AUD_DACDAT(AUD_DACDAT2) //<---This line.
76 );

```

Figure 4(c): Modifications in part2.sv.

Task 3: FIR Filter




Figure 5: N-sample averaging FIR filter using a FIFO buffer and accumulator that you will implement in Task #3. (This picture is from handout of Lab 5.)

Figure 5 shows the N-sample averaging FIR filter using a FIFO buffer and accumulator. I wrote SystemVerilog codes to implement this FIR filter. According to the guidance in Lab handout, I made some modifications on the SystemVerilog codes in part1.v and part2.v as shown in Figures 6 and 7, respectively. In this design, the inputs of DE1_SoC are arranged as follows. KEY[0] is for the reset signal; SW[9] is for selecting the audio sources either from the audio file “piano_noisy.mp3” or the tone stored in memory. ; SW[8] is for selecting the filtered signal or the unfiltered signal. After writing the SystemVerilog codes, I simulated this design on Modelsim-Altera and verified the functions on LabsLand.

```

35 // Instantiate FIR Filter for part1 (left-hand source).
36 fir_filter #(DATA_WIDTH, ADDR_WIDTH) p3
37     (.clk(CLOCK_50),
38      .reset(~KEY[0]),
39      .wr(1'b1),
40      .data_in(readdata_left),
41      .data_out(readdata_left_FIR)
42     );
43 // Instantiate FIR Filter for part1 (right-hand source).
44 fir_filter #(DATA_WIDTH, ADDR_WIDTH) p4
45     (.clk(CLOCK_50),
46      .reset(~KEY[0]),
47      .wr(1'b1),
48      .data_in(readdata_right),
49      .data_out(readdata_right_FIR)
50     );
51
52 // Send the data from mic to speakers.
53 // Use SW[8] to select filtered or unfiltered.
54 assign writedata_left = SW[8] ? readdata_left_FIR : readdata_left;
55 assign writedata_right = SW[8] ? readdata_right_FIR : readdata_right;
56 assign read = read_ready ? 1 : 0;
57 assign write = write_ready ? 1 : 0;

```

Figure 6: Modifications in part1.sv in Task3.

```

54 // Instantiate rom_lab5.
55 rom_lab5 m1 (.address(address), .clock(clkselect), .q(readdata));
56
57 // Instantiate counter to generate the addresses for memory read operations.
58 counter m2 (.clock(clkselect), .reset(reset), .count(address));
59
60 // Instantiate FIR Filter for part2.
61 fir_filter #(DATA_WIDTH, ADDR_WIDTH) p3
62     (.clk(CLOCK_50),
63      .reset(~KEY[0]),
64      .wr(1'b1),
65      .data_in(readdata),
66      .data_out(readdata_FIR)
67     );
68
69 // Send the data read from rom_lab5 to speakers.
70 // Use SW[8] to select filtered or unfiltered.
71 assign writedata_left = SW[8] ? readdata_FIR : readdata;
72 assign writedata_right = SW[8] ? readdata_FIR : readdata;
73 assign read = read_ready ? 1 : 0;
74 assign write = write_ready ? 1 : 0;

```

Figure 7: Modifications in part2.sv in Task 3.

II. Result

Task 1&2:

Simulation Result with the Testbench for “DE1_SoC.sv” and Other Modules:

I wrote the testbench to test the top module in Task 1 and Task 2. Figures 9 and 10 are the simulation results of “DE1_SoC.sv” and “part2.v”, respectively. The simulation results show that this design performs well. When I uploaded this design to the LabsLand, I discovered that the 50-MHz clock signal provided by DE1_SoC seems too fast. I placed the clock_divider module on this design to slow down the clock frequency.

According to my experiments, I set the clock frequency to $50 \times \frac{10^6}{2^{10}}$ Hz, that is 48.8 kHz. During the verification on LabsLand, this design performs well.




Figure 9: Simulation results of the design “DE1_SoC” in Task 2.




Figure 10: Simulation results of the design “part2” in Task 2.

Task 3: FIR Filter

Simulation Result with the Testbench for “DE1_SoC.sv” and the fir_filter Module:

I wrote the testbench to test the module in Task 3. Figures 11 and 12 are the simulation results of “DE1_SoC.sv” and “fir_filter.sv”, respectively. The simulation results show that this design performs well. As we can see in Figure 12, the FIR filter does perform the operation of calculating the moving average of last eight data. As indicated in this figure,

$$26 = 2 + 3 + 3 + 3 + 3 + 4 + 4 + 4$$

and

$$68 = 8 + 8 + 8 + 8 + 9 + 9 + 9 + 9.$$

During the verification on LabsLand, this design performs well.




Figure 11: Simulation results of “DE1 SoC” in Task 3.

$$26 = 2 + 3 + 3 + 3 + 3 + 4 + 4 + 4$$

$$68 = 8 + 8 + 8 + 8 + 9 + 9 + 9 + 9$$




Figure 12: Simulation results of “fir filter” in Task 3.

III. Final Product

I finished the design specified in Task 1, Task 2, and Task 3. I organized each design as shown in the figures as mentioned before, simulated on the Modelsim with testbenches, and verified the functions with DE1-SoC on the LabsLand. In this Lab, I finished design of the FIR filter circuit which I spent much time.

IV. Appendix

1. Video for Task 2, <https://youtu.be/EI7YDYezfHI>
2. Video for Task 3, <https://youtu.be/fgyuJfonKOU>
3. SystemVerilog codes of Task 1 and Task 2, please see the following pages.
4. SystemVerilog codes of Task 3, please see the following pages.

LAB5-Task1&2

March 01, 2025

DE1_SoC.sv

Project: DE1_SoC

```
1  /*=====*/
2  // Name: Brian Chen
3  // Date: 02-28-2025
4  // EE/CSE371 LAB5--- Digital Signal Processing (Task 2)
5  // Device under Test (dut) --- DE1_SoC
6  // File Name: DE1_SoC.sv
7  /*=====*/
8  module DE1_SoC (CLOCK_50, CLOCK2_50, KEY, FPGA_I2C_SCLK,
9                  FPGA_I2C_SDAT, AUD_XCK,
10                  AUD_DACL_RCK, AUD_ADCL_RCK, AUD_BCLK,
11                  AUD_ADCDAT, AUD_DACDAT,
12                  SW); //<-- Add SW[9] as an input port.
13
14
15  input CLOCK_50, CLOCK2_50;
16  input [0:0] KEY;
17  // I2C Audio/Video config interface
18  output FPGA_I2C_SCLK;
19  inout FPGA_I2C_SDAT;
20  // Audio CODEC
21  output AUD_XCK;
22  input AUD_DACL_RCK, AUD_ADCL_RCK, AUD_BCLK;
23  input AUD_ADCDAT;
24  output AUD_DACDAT;
25  input [9:9] SW; //<-- Add SW[9] as an input port.
26
27  // Declare the output ports of part1 with new names.
28  logic FPGA_I2C_SCLK1, FPGA_I2C_SDAT1, AUD_XCK1, AUD_DACDAT1;
29
30  // Declare the output ports of part2 with new names.
31  logic FPGA_I2C_SCLK2, FPGA_I2C_SDAT2, AUD_XCK2, AUD_DACDAT2;
32
33  // Use SW[9] to select the output signals to DE1_SoC.
34  assign FPGA_I2C_SCLK = SW[9] ? FPGA_I2C_SCLK2 : FPGA_I2C_SCLK1;
35  assign AUD_XCK       = SW[9] ? AUD_XCK2 : AUD_XCK1;
36  assign AUD_DACDAT    = SW[9] ? AUD_DACDAT2 : AUD_DACDAT1 ;
37
38  // Instantiate part1
39  part1 p1 (.CLOCK_50,
40            .CLOCK2_50,
41            .KEY,
42
43            // Rename FPGA_I2C_SCLK as FPGA_I2C_SCLK1
44            .FPGA_I2C_SCLK(FPGA_I2C_SCLK1), //<---This line.
45            .FPGA_I2C_SDAT,
46
47            // Rename AUD_XCK as AUD_XCK1.
48            .AUD_XCK(AUD_XCK1), //<---This line.
49            .AUD_DACL_RCK,
50            .AUD_ADCL_RCK,
51            .AUD_BCLK,
52            .AUD_ADCDAT,
53
54            // Rename AUD_DACDAT as AUD_DACDAT1.
55            .AUD_DACDAT(AUD_DACDAT1) //<---This line.
56            );
57
58  // Instantiate part2
59  part2 p2 (.CLOCK_50,
60            .CLOCK2_50,
61            .KEY,
62
63            // Rename FPGA_I2C_SCLK as FPGA_I2C_SCLK2.
64            .FPGA_I2C_SCLK(FPGA_I2C_SCLK2), //<---This line.
65            .FPGA_I2C_SDAT,
66
67            // Rename AUD_XCK as AUD_XCK2.
68            .AUD_XCK(AUD_XCK2), //<---This line.
69            .AUD_DACL_RCK,
70            .AUD_ADCL_RCK,
71            .AUD_BCLK,
72            .AUD_ADCDAT,
73
74            // Rename AUD_DACDAT as AUD_DACDAT2.
75            .AUD_DACDAT(AUD_DACDAT2) //<---This line.
76            );
77
78  endmodule
```


LAB5-Task1&2

re: March 01, 2025

DE1_SoC.sv

Project: DE1_SoC

```
79  /*=====*/
80  //  Testbench for DE1_SoC
81  /*=====*/
82  timescale 1 ps / 1 ps
83  module DE1_SoC_testbench();
84
85      logic CLOCK_50, CLOCK2_50, FPGA_I2C_SCLK,
86            AUD_XCK, AUD_DACLK,
87            AUD_ADCLK, AUD_BCLK,
88            AUD_ADCDAT, AUD_DACDAT;
89  wire FPGA_I2C_SDAT;
90  logic [9:0] SW;
91  logic [0:0] KEY;
92
93  // Instantiate DE1_SoC module
94  DE1_SoC dut (.*) ;
95
96  // Set up a simulated clock: 50 MHz
97  parameter CLOCK_PERIOD = 20; // default timescale 1ns/1ns
98
99  initial begin
100      CLOCK_50 <= 0;
101      forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50;
102  end
103
104  // Test the design.
105  initial begin
106      KEY[0] <= 0;
107      repeat(1)
108          @(posedge CLOCK_50);
109
110      KEY[0] <= 1;
111      SW[9] = 1'b0;
112      repeat(500)
113          @(posedge CLOCK_50);
114
115      SW[9] = 1'b1;
116      repeat(500)
117          @(posedge CLOCK_50);
118      $stop;
119  end
120
121  endmodule
```

LAB5-Task1&2

March 01, 2025

part1.v

Project: DE1_SoC

```
1  /*=====*/
2  // Name: Brian Chen
3  // Date: 02-28-2025
4  // EE/CSE371 LAB5--- Digital Signal Processing (Task 1)
5  // File Name: part1.v
6  /*=====*/
7  module part1 (CLOCK_50, CLOCK2_50, KEY, FPGA_I2C_SCLK, FPGA_I2C_SDAT, AUD_XCK,
8              AUD_DACLCK, AUD_ADCLCK, AUD_BCLK, AUD_ADCDAT, AUD_DACDAT);
9
10     input CLOCK_50, CLOCK2_50;
11     input [0:0] KEY;
12     // I2C Audio/Video config interface
13     output FPGA_I2C_SCLK;
14     inout FPGA_I2C_SDAT;
15     // Audio CODEC
16     output AUD_XCK;
17     input AUD_DACLCK, AUD_ADCLCK, AUD_BCLK;
18     input AUD_ADCDAT;
19     output AUD_DACDAT;
20
21     // Local wires.
22     wire read_ready, write_ready, read, write;
23     wire [23:0] readdata_left, readdata_right;
24     wire [23:0] writedata_left, writedata_right;
25     wire reset = ~KEY[0];
26
27     ///////////////////////////////////
28     // Your code goes here
29     ///////////////////////////////////
30
31     // Send the data from mic to speakers.
32     assign writedata_left = readdata_left;
33     assign writedata_right = readdata_right;
34     assign read = read_ready ? 1 : 0;
35     assign write = write_ready ? 1 : 0;
36
37     ///////////////////////////////////
38     // Audio CODEC interface.
39     //
40     // The interface consists of the following wires:
41     // read_ready, write_ready - CODEC ready for read/write operation
42     // readdata_left, readdata_right - left and right channel data from the CODEC
43     // read - send data from the CODEC (both channels)
44     // writedata_left, writedata_right - left and right channel data to the CODEC
45     // write - send data to the CODEC (both channels)
46     // AUD_* - should connect to top-level entity I/O of the same name.
47     //         These signals go directly to the Audio CODEC
48     // I2C_* - should connect to top-level entity I/O of the same name.
49     //         These signals go directly to the Audio/Video Config module
50     ///////////////////////////////////
51     clock_generator my_clock_gen(
52         // inputs
53         CLOCK2_50,
54         reset,
55
56         // outputs
57         AUD_XCK
58     );
59
60     audio_and_video_config cfg(
61         // Inputs
62         CLOCK_50,
63         reset,
64
65         // Bidirectionals
66         FPGA_I2C_SDAT,
67         FPGA_I2C_SCLK
68     );
69
70     audio_codec codec(
71         // Inputs
72         CLOCK_50,
73         reset,
74
75         read, write,
76         writedata_left, writedata_right,
77
78         AUD_ADCDAT,
```

LAB5-Task1&2

e: March 01, 2025

part1.v

Project: DE1_SoC

```
79
80 // Bidirectionals
81 AUD_BCLK,
82 AUD_ADCLRCK,
83 AUD_DACLRCk,
84
85 // Outputs
86 read_ready, write_ready,
87 readdata_left, readdata_right,
88 AUD_DACDAT
89 );
90
91 endmodule
92
93
94
```

LAB5-Task1&2

March 01, 2025

part2.v

Project: DE1_SoC

```
1  /*=====*/
2  // Name: Brian Chen
3  // Date: 02-28-2025
4  // EE/CSE371 LAB5--- Digital Signal Processing (Task 2)
5  // File Name: part2.v
6  /*=====*/
7  module part2 (CLOCK_50, CLOCK2_50, KEY, FPGA_I2C_SCLK, FPGA_I2C_SDAT, AUD_XCK,
8              AUD_DACLCK, AUD_ADCLCK, AUD_BCLK, AUD_ADCDAT, AUD_DACDAT);
9
10     input CLOCK_50, CLOCK2_50;
11     input [0:0] KEY;
12     // I2C Audio/Video config interface
13     output FPGA_I2C_SCLK;
14     inout FPGA_I2C_SDAT;
15     // Audio CODEC
16     output AUD_XCK;
17     input AUD_DACLCK, AUD_ADCLCK, AUD_BCLK;
18     input AUD_ADCDAT;
19     output AUD_DACDAT;
20
21     // Local wires.
22     wire read_ready, write_ready, read, write;
23     wire [23:0] readdata_left, readdata_right;
24     wire [23:0] writedata_left, writedata_right;
25     wire reset = ~KEY[0];
26
27     ///////////////////////////////////////////////////
28     // Your code goes here
29     ///////////////////////////////////////////////////
30
31     // Generate clk off of CLOCK_50, whichClock picks rate.
32     wire [31:0] div_clk;
33     parameter whichClock = 9; // 48.8 kHz clock (50 MHz / 2^10 = 48.8 kHz)
34     /*=====*/
35     // clock_divider (File Name: clock_divider.sv)
36     /*=====*/
37     clock_divider cdiv (.clock(CLOCK_50), .reset(reset), .divided_clocks(div_clk));
38     /*-----*/
39     // Clock selection;
40     // allows for easy switching between simulation and board clocks
41     /*-----*/
42     wire clkSelect;
43     //Uncomment ONE of the following two lines depending on intention
44     //*****
45     // assign clkSelect = CLOCK_50; // for simulation
46     assign clkSelect = div_clk[whichClock]; // for DE1_SoC board
47     //*****
48     wire [23:0] readdata;
49     wire [15:0] address;
50
51     // Instantiate rom_lab5.
52     rom_lab5 m1 (.address(address), .clock(clkSelect), .q(readdata));
53
54     // Instantiate counter to generate the addresses for memory read operations.
55     counter m2 (.clock(clkSelect), .reset(reset), .count(address));
56
57     // Send the data read from rom_lab5 to speakers.
58     assign writedata_left = readdata;
59     assign writedata_right = readdata;
60     assign read = read_ready ? 1 : 0;
61     assign write = write_ready ? 1 : 0;
62
63     ///////////////////////////////////////////////////
64     // Audio CODEC interface.
65     //
66     // The interface consists of the following wires:
67     // read_ready, write_ready - CODEC ready for read/write operation
68     // readdata_left, readdata_right - left and right channel data from the CODEC
69     // read - send data from the CODEC (both channels)
70     // writedata_left, writedata_right - left and right channel data to the CODEC
71     // write - send data to the CODEC (both channels)
72     // AUD_* - should connect to top-level entity I/O of the same name.
73     // These signals go directly to the Audio CODEC
74     // I2C_* - should connect to top-level entity I/O of the same name.
75     // These signals go directly to the Audio/Video Config module
76     ///////////////////////////////////////////////////
77     clock_generator my_clock_gen(
78         // inputs
```

LAB5-Task1&2

March 01, 2025

part2.v

Project: DE1_SoC

```
79     CLOCK2_50,
80     reset,
81
82     // outputs
83     AUD_XCK
84 );
85
86 audio_and_video_config cfg(
87     // Inputs
88     CLOCK_50,
89     reset,
90
91     // Bidirectionals
92     FPGA_I2C_SDAT,
93     FPGA_I2C_SCLK
94 );
95
96 audio_codec codec(
97     // Inputs
98     CLOCK_50,
99     reset,
100
101     read, write,
102     writedata_left, writedata_right,
103
104     AUD_ADCDAT,
105
106     // Bidirectionals
107     AUD_BCLK,
108     AUD_ADCLRCK,
109     AUD_DACLCK,
110
111     // Outputs
112     read_ready, write_ready,
113     readdata_left, readdata_right,
114     AUD_DACDAT
115 );
116
117 endmodule
118
119 /*=====*/
120 // Testbench-----
121 part2_testbench
122
123 /*=====*/
124
125 timescale 1 ps / 1 ps
126 module part2_testbench();
127
128     reg CLOCK_50, CLOCK2_50;
129     reg [0:0] KEY;
130     // I2C Audio/Video config interface
131     wire FPGA_I2C_SCLK;
132     wire FPGA_I2C_SDAT;
133     // Audio CODEC
134     wire AUD_XCK;
135     wire AUD_DACLCK, AUD_ADCLCK, AUD_BCLK;
136     wire AUD_ADCDAT;
137     wire AUD_DACDAT;
138
139     part2 dut (CLOCK_50, CLOCK2_50, KEY, FPGA_I2C_SCLK, FPGA_I2C_SDAT, AUD_XCK,
140               AUD_DACLCK, AUD_ADCLCK, AUD_BCLK, AUD_ADCDAT, AUD_DACDAT);
141
142     // Set up a simulated clock: 50 MHz
143     parameter CLOCK_PERIOD = 20; // default timescale 1ns/1ns
144
145     initial begin
146         CLOCK_50 <= 0;
147         forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50;
148     end
149
150     // Test the design.
151     initial begin
152         KEY[0] <= 0;
153         @(posedge CLOCK_50);
154         KEY[0] <= 1;
155
156         repeat(100000)
157             @(posedge CLOCK_50);
158     end
159 endmodule
```

LAB5-Task1&2

re: March 01, 2025

part2.v

Project: DE1_SoC

```
55     $stop; // End the simulation.  
56 end  
57  
58 endmodule
```

LAB5-Task1&2

March 01, 2025

counter.sv

Project: DE1_SoC

```
1  /*=====*/
2  //  Name: Brian Chen
3  //  Date: 02-28-2025
4  //  EE/CSE371 LAB5--- Digital Signal Processing (Task 2)
5  //  Device Under Test (dut) -- counter
6  //  File Name: counter.sv
7  /*=====*/
8  module counter (clock, reset, count);
9  parameter N = 17;
10
11  input logic clock, reset;
12  output logic [N-1:0] count;
13
14  always_ff @(posedge clock or posedge reset) begin
15      if (reset)
16          count <= 0;
17      else
18          count <= count + 1;
19      end
20
21  endmodule
22  /*=====*/
23  //  Testbench
24  /*=====*/
25  module counter_testbench();
26
27  parameter N = 17;
28  logic clk, rst;
29  logic [N-1:0] count;
30
31  counter dut (.clock(clk), .reset(rst), .count);
32
33  parameter CLK_Period = 100;
34
35  initial begin
36      clk <= 1'b0;
37      forever #(CLK_Period/2) clk <= ~clk;
38  end
39
40  initial begin
41      rst <= 1;
42
43      repeat(3)
44          @(posedge clk);
45      rst <= 0;
46  end
47
48  initial begin
49      repeat(60000)
50          @(posedge clk);
51
52      $stop;
53  end
54
55  endmodule
```

LAB5-Task1&2

March 01, 2025

clock_divider.sv

Project: DE1_SoC

```
1  /*=====*/
2  //  Name: Brian Chen
3  //  Date: 02-28-2025
4  //  EE/CSE371 LAB5--- Digital Signal Processing (Task 2)
5  //  Device Under Test (dut) -- clock_divider
6  //  File Name: clock_divider.sv
7  /*=====*/
8  // divided_clocks[0] = 25MHz, [1] = 12.5Mhz, ... [23] = 3Hz, [24] = 1.5Hz, [25] = 0.75Hz,
9  ...
10 module clock_divider (clock, reset, divided_clocks);
11 input logic reset, clock;
12 output logic [31:0] divided_clocks = 0;
13
14 always_ff @(posedge clock) begin
15     divided_clocks <= divided_clocks + 1;
16 end
17
18 endmodule
19
```


LAB5-Task1&2

March 01, 2025

rom_lab5.v

Project: DE1_SoC

```
1 // megafunction wizard: %ROM: 1-PORT%
2 // GENERATION: STANDARD
3 // VERSION: WM1.0
4 // MODULE: altsyncram
5
6 // =====
7 // File Name: rom_lab5.v
8 // Megafunction Name(s):
9 //     altsyncram
10 //
11 // Simulation Library Files(s):
12 //     altera_mf
13 // =====
14 // *****
15 // THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
16 //
17 // 17.0.0 Build 595 04/25/2017 SJ Lite Edition
18 // *****
19
20
21 //Copyright (C) 2017 Intel Corporation. All rights reserved.
22 //Your use of Intel Corporation's design tools, logic functions
23 //and other software and tools, and its AMPP partner logic
24 //functions, and any output files from any of the foregoing
25 //(including device programming or simulation files), and any
26 //associated documentation or information are expressly subject
27 //to the terms and conditions of the Intel Program License
28 //Subscription Agreement, the Intel Quartus Prime License Agreement,
29 //the Intel MegaCore Function License Agreement, or other
30 //applicable license agreement, including, without limitation,
31 //that your use is for the sole purpose of programming logic
32 //devices manufactured by Intel and sold by Intel or its
33 //authorized distributors. Please refer to the applicable
34 //agreement for further details.
35
36
37 // synopsys translate_off
38 timescale 1 ps / 1 ps
39 // synopsys translate_on
40 module rom_lab5 (
41     address,
42     clock,
43     q);
44
45     input [15:0] address;
46     input clock;
47     output [23:0] q;
48 `ifndef ALTERA_RESERVED_QIS
49 // synopsys translate_off
50 `endif
51     tri0 clock;
52 `ifndef ALTERA_RESERVED_QIS
53 // synopsys translate_on
54 `endif
55
56     wire [23:0] sub_wire0;
57     wire [23:0] q = sub_wire0[23:0];
58
59     altsyncram altsyncram_component (
60         .address_a (address),
61         .clock0 (clock),
62         .q_a (sub_wire0),
63         .aclr0 (1'b0),
64         .aclr1 (1'b0),
65         .address_b (1'b1),
66         .addressstall_a (1'b0),
67         .addressstall_b (1'b0),
68         .byteena_a (1'b1),
69         .byteena_b (1'b1),
70         .clock1 (1'b1),
71         .clocken0 (1'b1),
72         .clocken1 (1'b1),
73         .clocken2 (1'b1),
74         .clocken3 (1'b1),
75         .data_a ({24{1'b1}}),
76         .data_b (1'b1),
77         .eccstatus (),
78         .q_b (),
```

LAB5-Task1&2

re: March 01, 2025

rom_lab5.v

Project: DE1_SoC

```
79         .rden_a (1'b1),
80         .rden_b (1'b1),
81         .wren_a (1'b0),
82         .wren_b (1'b0));
83 defparam
84     altsyncram_component.address_aclr_a = "NONE",
85     altsyncram_component.clock_enable_input_a = "BYPASS",
86     altsyncram_component.clock_enable_output_a = "BYPASS",
87     altsyncram_component.init_file = "note_data.mif",
88     altsyncram_component.intended_device_family = "Cyclone v",
89     altsyncram_component.lpm_hint = "ENABLE_RUNTIME_MOD=NO",
90     altsyncram_component.lpm_type = "altsyncram",
91     altsyncram_component.numwords_a = 48000,
92     altsyncram_component.operation_mode = "ROM",
93     altsyncram_component.outdata_aclr_a = "NONE",
94     altsyncram_component.outdata_reg_a = "CLOCK0",
95     altsyncram_component.ram_block_type = "M10K",
96     altsyncram_component.widthad_a = 16,
97     altsyncram_component.width_a = 24,
98     altsyncram_component.width_byteena_a = 1;
99
100
101 endmodule
102
103 // =====
104 // CNX file retrieval info
105 // =====
106 // Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0"
107 // Retrieval info: PRIVATE: AclrAddr NUMERIC "0"
108 // Retrieval info: PRIVATE: AclrByte NUMERIC "0"
109 // Retrieval info: PRIVATE: AclrOutput NUMERIC "0"
110 // Retrieval info: PRIVATE: BYTE_ENABLE NUMERIC "0"
111 // Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
112 // Retrieval info: PRIVATE: BlankMemory NUMERIC "0"
113 // Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0"
114 // Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0"
115 // Retrieval info: PRIVATE: Clken NUMERIC "0"
116 // Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0"
117 // Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A"
118 // Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0"
119 // Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone v"
120 // Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0"
121 // Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
122 // Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0"
123 // Retrieval info: PRIVATE: MIFfilename STRING "note_data.mif"
124 // Retrieval info: PRIVATE: NUMWORDS_A NUMERIC "48000"
125 // Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "2"
126 // Retrieval info: PRIVATE: RegAddr NUMERIC "1"
127 // Retrieval info: PRIVATE: RegOutput NUMERIC "1"
128 // Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
129 // Retrieval info: PRIVATE: SingleClock NUMERIC "1"
130 // Retrieval info: PRIVATE: UsedQRAM NUMERIC "0"
131 // Retrieval info: PRIVATE: widthAddr NUMERIC "16"
132 // Retrieval info: PRIVATE: widthData NUMERIC "24"
133 // Retrieval info: PRIVATE: rden NUMERIC "0"
134 // Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
135 // Retrieval info: CONSTANT: ADDRESS_ACLR_A STRING "NONE"
136 // Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
137 // Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS"
138 // Retrieval info: CONSTANT: INIT_FILE STRING "note_data.mif"
139 // Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone v"
140 // Retrieval info: CONSTANT: LPM_HINT STRING "ENABLE_RUNTIME_MOD=NO"
141 // Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
142 // Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "48000"
143 // Retrieval info: CONSTANT: OPERATION_MODE STRING "ROM"
144 // Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE"
145 // Retrieval info: CONSTANT: OUTDATA_REG_A STRING "CLOCK0"
146 // Retrieval info: CONSTANT: RAM_BLOCK_TYPE STRING "M10K"
147 // Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "16"
148 // Retrieval info: CONSTANT: WIDTH_A NUMERIC "24"
149 // Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
150 // Retrieval info: USED_PORT: address 0 0 16 0 INPUT NODEFVAL "address[15..0]"
151 // Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC "clock"
152 // Retrieval info: USED_PORT: q 0 0 24 0 OUTPUT NODEFVAL "q[23..0]"
153 // Retrieval info: CONNECT: @address_a 0 0 16 0 address 0 0 16 0
154 // Retrieval info: CONNECT: @clock0 0 0 0 0 clock 0 0 0 0
155 // Retrieval info: CONNECT: q 0 0 24 0 @q_a 0 0 24 0
156 // Retrieval info: GEN_FILE: TYPE_NORMAL rom_lab5.v TRUE
```

LAB5-Task1&2

re: March 01, 2025

rom_lab5.v

Project: DE1_SoC

```
57 // Retrieval info: GEN_FILE: TYPE_NORMAL rom_lab5.inc FALSE
58 // Retrieval info: GEN_FILE: TYPE_NORMAL rom_lab5.cmp FALSE
59 // Retrieval info: GEN_FILE: TYPE_NORMAL rom_lab5.bsf FALSE
60 // Retrieval info: GEN_FILE: TYPE_NORMAL rom_lab5_inst.v FALSE
61 // Retrieval info: GEN_FILE: TYPE_NORMAL rom_lab5_bb.v TRUE
62 // Retrieval info: LIB_FILE: altera_mf
63
```

LAB5-Task3

March 01, 2025

DE1_SoC.sv

Project: DE1_SoC

```
1  /*=====*/
2  // Name: Brian Chen
3  // Date: 02-28-2025
4  // EE/CSE371 LAB5--- Digital Signal Processing (Task 3)
5  // Device under Test (dut) --- DE1_SoC
6  // File Name: DE1_SoC.sv
7  /*=====*/
8  module DE1_SoC (CLOCK_50, CLOCK2_50, KEY, FPGA_I2C_SCLK,
9                 FPGA_I2C_SDAT, AUD_XCK,
10                 AUD_DACLCK, AUD_ADCLCK, AUD_BCLK,
11                 AUD_ADCDAT, AUD_DACDAT,
12                 SW); //<-- Add SW[9:8] as an input port.
13
14  parameter DATA_WIDTH=24, ADDR_WIDTH=3;
15
16  input CLOCK_50, CLOCK2_50;
17  input [0:0] KEY;
18  // I2C Audio/Video config interface
19  output FPGA_I2C_SCLK;
20  inout FPGA_I2C_SDAT;
21
22  // Audio CODEC
23  output AUD_XCK;
24  input AUD_DACLCK, AUD_ADCLCK, AUD_BCLK;
25  input AUD_ADCDAT;
26  output AUD_DACDAT;
27  input [9:8] SW; //<-- Add SW[8:9] as input ports.
28
29  // Declare the output ports of part1 with new names.
30  logic FPGA_I2C_SCLK1, AUD_XCK1, AUD_DACDAT1, AUD_DACDAT1_FIR;
31
32  // Declare the output ports of part2 with new names.
33  logic FPGA_I2C_SCLK2, AUD_XCK2, AUD_DACDAT2, AUD_DACDAT2_FIR;
34
35  // Use SW[9] to select the output signals to DE1_SoC.
36  assign FPGA_I2C_SCLK = SW[9] ? FPGA_I2C_SCLK2 : FPGA_I2C_SCLK1;
37  assign AUD_XCK = SW[9] ? AUD_XCK2 : AUD_XCK1;
38  assign AUD_DACDAT = SW[9] ? AUD_DACDAT2 : AUD_DACDAT1;
39
40
41  // Instantiate part1
42  part1 #(DATA_WIDTH, ADDR_WIDTH) p1 (.CLOCK_50,
43                                     .CLOCK2_50,
44                                     .KEY,
45
46                                     // Rename FPGA_I2C_SCLK as FPGA_I2C_SCLK1
47                                     .FPGA_I2C_SCLK(FPGA_I2C_SCLK1), //<---This line.
48                                     .FPGA_I2C_SDAT,
49
50                                     // Rename AUD_XCK as AUD_XCK1.
51                                     .AUD_XCK(AUD_XCK1), //<---This line.
52                                     .AUD_DACLCK,
53                                     .AUD_ADCLCK,
54                                     .AUD_BCLK,
55                                     .AUD_ADCDAT,
56
57                                     // Rename AUD_DACDAT as AUD_DACDAT1.
58                                     .AUD_DACDAT(AUD_DACDAT1), //<---This line.
59                                     .SW(SW[8]) // <--Add SW[8] to select filtered or unfiltered.
60                                     );
61
62  // Instantiate part2
63  part2 #(DATA_WIDTH, ADDR_WIDTH) p2 (.CLOCK_50,
64                                     .CLOCK2_50,
65                                     .KEY,
66
67                                     // Rename FPGA_I2C_SCLK as FPGA_I2C_SCLK2.
68                                     .FPGA_I2C_SCLK(FPGA_I2C_SCLK2), //<---This line.
69                                     .FPGA_I2C_SDAT,
70
71                                     // Rename AUD_XCK as AUD_XCK2.
72                                     .AUD_XCK(AUD_XCK2), //<---This line.
73                                     .AUD_DACLCK,
74                                     .AUD_ADCLCK,
75                                     .AUD_BCLK,
76                                     .AUD_ADCDAT,
```

LAB5-Task3

March 01, 2025

DE1_SoC.sv

Project: DE1_SoC

```
9      // Rename AUD_DACDAT as AUD_DACDAT2.
10     .AUD_DACDAT(AUD_DACDAT2), //<---This line.
11     .SW(SW[8]) // <---Add SW[8] to select filtered or unfiltered.
12 );
13
14
15 endmodule
16
17 /*=====*/
18 // Testbench for DE1_SoC
19 /*=====*/
20 `timescale 1 ps / 1 ps
21 module DE1_SoC_testbench();
22
23     logic CLOCK_50, CLOCK2_50, FPGA_I2C_SCLK,
24           AUD_XCK, AUD_DACLCK,
25           AUD_ADCLCK, AUD_BCLK,
26           AUD_ADCDAT, AUD_DACDAT;
27 wire FPGA_I2C_SDAT;
28 logic [9:8] SW;
29 logic [0:0] KEY;
30
31 // Instantiate DE1_SoC module
32 DE1_SoC dut (.*);
33
34 // Set up a simulated clock: 50 MHz
35 parameter CLOCK_PERIOD = 20; // default timescale 1ns/1ns
36
37 initial begin
38     CLOCK_50 <= 0;
39     forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50;
40 end
41
42 // Test the design.
43 initial begin
44     KEY[0] <= 0;
45     repeat(1)
46         @(posedge CLOCK_50);
47
48     KEY[0] <= 1;
49     SW[9:8] = 2'b10;
50     repeat(500)
51         @(posedge CLOCK_50);
52
53     SW[9:8] = 2'b11;
54     repeat(500)
55         @(posedge CLOCK_50);
56     $stop;
57 end
58 endmodule
```

LAB5-Task3

March 01, 2025

part1.v

Project: DE1_SoC

```
1  /*=====*/
2  // Name: Brian Chen
3  // Date: 02-28-2025
4  // EE/CSE371 LAB5--- Digital Signal Processing (Task 3)
5  // File Name: part1.v
6  /*=====*/
7  module part1 #(parameter DATA_WIDTH=24, ADDR_WIDTH=3)
8      (CLOCK_50, CLOCK2_50, KEY, FPGA_I2C_SCLK, FPGA_I2C_SDAT, AUD_XCK,
9       AUD_DACLCK, AUD_ADCLCK, AUD_BCLK, AUD_ADCDAT, AUD_DACDAT,
10      SW); //<--Add SW[8] to select filtered or unfiltered.
11
12  input CLOCK_50, CLOCK2_50;
13  input [0:0] KEY;
14  input [8:8] SW; //<--Add SW[8] to select filtered or unfiltered.
15  // I2C Audio/Video config interface
16  output FPGA_I2C_SCLK;
17  inout FPGA_I2C_SDAT;
18  // Audio CODEC
19  output AUD_XCK;
20  input AUD_DACLCK, AUD_ADCLCK, AUD_BCLK;
21  input AUD_ADCDAT;
22  output AUD_DACDAT;
23
24  // Local wires.
25  wire read_ready, write_ready, read, write;
26  wire [23:0] readdata_left, readdata_right;
27  wire [23:0] readdata_left_FIR, readdata_right_FIR;
28  wire [23:0] writedata_left, writedata_right;
29  wire reset = ~KEY[0];
30
31  //////////////////////////////////////////////////
32  // Your code goes here
33  //////////////////////////////////////////////////
34
35  // Instantiate FIR Filter for part1 (left-hand source).
36  fir_filter #(DATA_WIDTH, ADDR_WIDTH) p3
37      (.clk(CLOCK_50),
38       .reset(~KEY[0]),
39       .wr(1'b1),
40       .data_in(readdata_left),
41       .data_out(readdata_left_FIR)
42      );
43  // Instantiate FIR Filter for part1 (right-hand source).
44  fir_filter #(DATA_WIDTH, ADDR_WIDTH) p4
45      (.clk(CLOCK_50),
46       .reset(~KEY[0]),
47       .wr(1'b1),
48       .data_in(readdata_right),
49       .data_out(readdata_right_FIR)
50      );
51
52  // Send the data from mic to speakers.
53  // Use SW[8] to select filtered or unfiltered.
54  assign writedata_left = SW[8] ? readdata_left_FIR : readdata_left;
55  assign writedata_right = SW[8] ? readdata_right_FIR : readdata_right;
56  assign read = read_ready ? 1 : 0;
57  assign write = write_ready ? 1 : 0;
58
59  //////////////////////////////////////////////////
60  // Audio CODEC interface.
61  //
62  // The interface consists of the following wires:
63  // read_ready, write_ready - CODEC ready for read/write operation
64  // readdata_left, readdata_right - left and right channel data from the CODEC
65  // read - send data from the CODEC (both channels)
66  // writedata_left, writedata_right - left and right channel data to the CODEC
67  // write - send data to the CODEC (both channels)
68  // AUD_* - should connect to top-level entity I/O of the same name.
69  //         These signals go directly to the Audio CODEC
70  // I2C_* - should connect to top-level entity I/O of the same name.
71  //         These signals go directly to the Audio/Video config module
72  //////////////////////////////////////////////////
73  clock_generator my_clock_gen(
74      // inputs
75      CLOCK2_50,
76      reset,
77
78      // outputs

```

LAB5-Task3

March 01, 2025

part1.v

Project: DE1_SoC

```
9     AUD_XCK
0 );
1
2 audio_and_video_config cfg(
3     // Inputs
4     CLOCK_50,
5     reset,
6
7     // Bidirectionals
8     FPGA_I2C_SDAT,
9     FPGA_I2C_SCLK
0 );
1
2 audio_codec codec(
3     // Inputs
4     CLOCK_50,
5     reset,
6
7     read, write,
8     writedata_left, writedata_right,
9
10    AUD_ADCDAT,
11
12    // Bidirectionals
13    AUD_BCLK,
14    AUD_ADCLRCK,
15    AUD_DACLCK,
16
17    // Outputs
18    read_ready, write_ready,
19    readdata_left, readdata_right,
20    AUD_DACDAT
21 );
22
23 endmodule
24
25
26
27
```

LAB5-Task3

March 01, 2025

part2.v

Project: DE1_SoC

```
1  /*=====*/
2  // Name: Brian Chen
3  // Date: 02-28-2025
4  // EE/CSE371 LAB5--- Digital Signal Processing (Task 3)
5  // File Name: part2.v
6  /*=====*/
7  module part2 #(parameter DATA_WIDTH=24, ADDR_WIDTH=3)
8      (CLOCK_50, CLOCK2_50, KEY, FPGA_I2C_SCLK, FPGA_I2C_SDAT, AUD_XCK,
9       AUD_DACLCK, AUD_ADCLCK, AUD_BCLK, AUD_ADCDAT, AUD_DACDAT,
10      SW); //<--Add SW[8] to select filtered or unfiltered.
11
12  input CLOCK_50, CLOCK2_50;
13  input [0:0] KEY;
14  input [8:8] SW; //<--Add SW[8] to select filtered or unfiltered.
15  // I2C Audio/Video config interface
16  output FPGA_I2C_SCLK;
17  inout FPGA_I2C_SDAT;
18  // Audio CODEC
19  output AUD_XCK;
20  input AUD_DACLCK, AUD_ADCLCK, AUD_BCLK;
21  input AUD_ADCDAT;
22  output AUD_DACDAT;
23
24  // Local wires.
25  wire read_ready, write_ready, read, write;
26  wire [23:0] readdata_FIR;
27  wire [23:0] writedata_left, writedata_right;
28  wire reset = ~KEY[0];
29
30  // Your code goes here
31
32  // Generate clk off of CLOCK_50, whichClock picks rate.
33  wire [31:0] div_clk;
34  parameter whichClock = 9; // 48.8 kHz clock (50 MHz / 2^10 = 48.8 kHz)
35  /*=====*/
36  // clock_divider (File Name: clock_divider.sv)
37  /*=====*/
38  clock_divider cdiv (.clock(CLOCK_50), .reset(reset), .divided_clocks(div_clk));
39  /*=====*/
40  // Clock selection;
41  // allows for easy switching between simulation and board clocks
42  /*=====*/
43  wire clkSelect;
44  //Uncomment ONE of the following two lines depending on intention
45  //*****
46  // assign clkSelect = CLOCK_50; // for simulation
47  assign clkSelect = div_clk[whichClock]; // for DE1_SoC board
48  //*****
49  wire [23:0] readdata;
50  wire [15:0] address;
51
52  // Instantiate rom_lab5.
53  rom_lab5 m1 (.address(address), .clock(clkSelect), .q(readdata));
54
55  // Instantiate counter to generate the addresses for memory read operations.
56  counter m2 (.clock(clkSelect), .reset(reset), .count(address));
57
58  // Instantiate FIR Filter for part2.
59  fir_filter #(DATA_WIDTH, ADDR_WIDTH) p3
60      (.clk(clkSelect),
61      .reset(~KEY[0]),
62      .wr(1'b1),
63      .data_in(readdata),
64      .data_out(readdata_FIR)
65      );
66
67  // Send the data read from rom_lab5 to speakers.
68  // Use SW[8] to select filtered or unfiltered.
69  assign writedata_left = SW[8] ? readdata_FIR : readdata;
70  assign writedata_right = SW[8] ? readdata_FIR : readdata;
71  assign read = read_ready ? 1 : 0;
72  assign write = write_ready ? 1 : 0;
73
74  // Audio CODEC interface.
```


LAB5-Task3

March 01, 2025

part2.v

Project: DE1_SoC

```
9 //
10 // The interface consists of the following wires:
11 // read_ready, write_ready - CODEC ready for read/write operation
12 // readdata_left, readdata_right - left and right channel data from the CODEC
13 // read - send data from the CODEC (both channels)
14 // writedata_left, writedata_right - left and right channel data to the CODEC
15 // write - send data to the CODEC (both channels)
16 // AUD_* - should connect to top-level entity I/O of the same name.
17 // These signals go directly to the Audio CODEC
18 // I2C_* - should connect to top-level entity I/O of the same name.
19 // These signals go directly to the Audio/Video Config module
20 ///////////////////////////////////////////////////////////////////
21 clock_generator my_clock_gen(
22     // inputs
23     CLOCK2_50,
24     reset,
25
26     // outputs
27     AUD_XCK
28 );
29
30 audio_and_video_config cfg(
31     // Inputs
32     CLOCK_50,
33     reset,
34
35     // Bidirectionals
36     FPGA_I2C_SDAT,
37     FPGA_I2C_SCLK
38 );
39
40 audio_codec codec(
41     // Inputs
42     CLOCK_50,
43     reset,
44
45     read, write,
46     writedata_left, writedata_right,
47
48     AUD_ADCDAT,
49
50     // Bidirectionals
51     AUD_BCLK,
52     AUD_ADCLRCK,
53     AUD_DACLRCK,
54
55     // Outputs
56     read_ready, write_ready,
57     readdata_left, readdata_right,
58     AUD_DACDAT
59 );
60
61 endmodule
62
63 /*=====*/
64 // Testbench-----
65 part2_testbench
66
67 /*=====*/
68 `timescale 1 ps / 1 ps
69 module part2_testbench();
70
71     reg CLOCK_50, CLOCK2_50;
72     reg [0:0] KEY;
73     // I2C Audio/Video config interface
74     wire FPGA_I2C_SCLK;
75     wire FPGA_I2C_SDAT;
76     // Audio CODEC
77     wire AUD_XCK;
78     wire AUD_DACLRCK, AUD_ADCLRCK, AUD_BCLK;
79     wire AUD_ADCDAT;
80     wire AUD_DACDAT;
81
82     part2 dut (CLOCK_50, CLOCK2_50, KEY, FPGA_I2C_SCLK, FPGA_I2C_SDAT, AUD_XCK,
83               AUD_DACLRCK, AUD_ADCLRCK, AUD_BCLK, AUD_ADCDAT, AUD_DACDAT);
84
85 endmodule
```

LAB5-Task3

March 01, 2025

part2.v

Project: DE1_SoC

```
5
6 // Set up a simulated clock: 50 MHz
7 parameter CLOCK_PERIOD = 20; // default timescale 1ns/1ns
8
9 initial begin
10     CLOCK_50 <= 0;
11     forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50;
12 end
13
14 // Test the design.
15 initial begin
16     KEY[0] <= 0;
17     @(posedge CLOCK_50);
18     KEY[0] <= 1;
19
20     repeat(100000)
21     @(posedge CLOCK_50);
22     $stop; // End the simulation.
23 end
24
25 endmodule
26
```

LAB5-Task3

March 01, 2025

rom_lab5.v

Project: DE1_SoC

```
1 // megafunction wizard: %ROM: 1-PORT%
2 // GENERATION: STANDARD
3 // VERSION: WM1.0
4 // MODULE: altsyncram
5
6 // =====
7 // File Name: rom_lab5.v
8 // Megafunction Name(s):
9 //     altsyncram
10 //
11 // Simulation Library File(s):
12 //     altera_mf
13 // =====
14 // *****
15 // THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
16 // *****
17 // 17.0.0 Build 595 04/25/2017 SJ Lite Edition
18 // *****
19
20 //Copyright (C) 2017 Intel Corporation. All rights reserved.
21 //Your use of Intel Corporation's design tools, logic functions
22 //and other software and tools, and its AMPP partner logic
23 //functions, and any output files from any of the foregoing
24 //(including device programming or simulation files), and any
25 //associated documentation or information are expressly subject
26 //to the terms and conditions of the Intel Program License
27 //Subscription Agreement, the Intel Quartus Prime License Agreement,
28 //the Intel MegaCore Function License Agreement, or other
29 //applicable license agreement, including, without limitation,
30 //that your use is for the sole purpose of programming logic
31 //devices manufactured by Intel and sold by Intel or its
32 //authorized distributors. Please refer to the applicable
33 //agreement for further details.
34
35 // synopsys translate_off
36 `timescale 1 ps / 1 ps
37 // synopsys translate_on
38 module rom_lab5 (
39     address,
40     clock,
41     q);
42
43     input [15:0] address;
44     input clock;
45     output [23:0] q;
46
47     `ifndef ALTERA_RESERVED_QIS
48 // synopsys translate_off
49     `endif
50     tri0 clock;
51     `ifndef ALTERA_RESERVED_QIS
52 // synopsys translate_on
53     `endif
54
55     wire [23:0] sub_wire0;
56     wire [23:0] q = sub_wire0[23:0];
57
58     altsyncram altsyncram_component (
59         .address_a (address),
60         .clock0 (clock),
61         .q_a (sub_wire0),
62         .aclr0 (1'b0),
63         .aclr1 (1'b0),
64         .address_b (1'b1),
65         .addressstall_a (1'b0),
66         .addressstall_b (1'b0),
67         .byteena_a (1'b1),
68         .byteena_b (1'b1),
69         .clock1 (1'b1),
70         .clocken0 (1'b1),
71         .clocken1 (1'b1),
72         .clocken2 (1'b1),
73         .clocken3 (1'b1),
74         .data_a ({24{1'b1}}),
75         .data_b (1'b1),
76         .eccstatus (),
77         .q_b (),
```

LAB5-Task3

March 01, 2025

rom_lab5.v

Project: DE1_SoC

```
9         .rden_a (1'b1),
0         .rden_b (1'b1),
1         .wren_a (1'b0),
2         .wren_b (1'b0));
3
4 defparam
5     altsyncram_component.address_aclr_a = "NONE",
6     altsyncram_component.clock_enable_input_a = "BYPASS",
7     altsyncram_component.clock_enable_output_a = "BYPASS",
8     altsyncram_component.init_file = "note_data.mif",
9     altsyncram_component.intended_device_family = "Cyclone V",
0     altsyncram_component.lpm_hint = "ENABLE_RUNTIME_MOD=NO",
1     altsyncram_component.lpm_type = "altsyncram",
2     altsyncram_component.numwords_a = 48000,
3     altsyncram_component.operation_mode = "ROM",
4     altsyncram_component.outdata_aclr_a = "NONE",
5     altsyncram_component.outdata_reg_a = "CLOCK0",
6     altsyncram_component.ram_block_type = "M10K",
7     altsyncram_component.widthad_a = 16,
8     altsyncram_component.width_a = 24,
9     altsyncram_component.width_byteena_a = 1;
10
11 endmodule
12
13 // =====
14 // CNX file retrieval info
15 // =====
16 // Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "0"
17 // Retrieval info: PRIVATE: AclrAddr NUMERIC "0"
18 // Retrieval info: PRIVATE: AclrByte NUMERIC "0"
19 // Retrieval info: PRIVATE: AclrOutput NUMERIC "0"
20 // Retrieval info: PRIVATE: BYTE_ENABLE NUMERIC "0"
21 // Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
22 // Retrieval info: PRIVATE: BlankMemory NUMERIC "0"
23 // Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "0"
24 // Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "0"
25 // Retrieval info: PRIVATE: Clken NUMERIC "0"
26 // Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "0"
27 // Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A"
28 // Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "0"
29 // Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
30 // Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "0"
31 // Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
32 // Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0"
33 // Retrieval info: PRIVATE: Miffilename STRING "note_data.mif"
34 // Retrieval info: PRIVATE: NUMWORDS_A NUMERIC "48000"
35 // Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "2"
36 // Retrieval info: PRIVATE: RegAddr NUMERIC "1"
37 // Retrieval info: PRIVATE: RegOutput NUMERIC "1"
38 // Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
39 // Retrieval info: PRIVATE: SingleClock NUMERIC "1"
40 // Retrieval info: PRIVATE: UseDQRAM NUMERIC "0"
41 // Retrieval info: PRIVATE: WidthAddr NUMERIC "16"
42 // Retrieval info: PRIVATE: WidthData NUMERIC "24"
43 // Retrieval info: PRIVATE: rden NUMERIC "0"
44 // Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
45 // Retrieval info: CONSTANT: ADDRESS_ACLR_A STRING "NONE"
46 // Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
47 // Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS"
48 // Retrieval info: CONSTANT: INIT_FILE STRING "note_data.mif"
49 // Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
50 // Retrieval info: CONSTANT: LPM_HINT STRING "ENABLE_RUNTIME_MOD=NO"
51 // Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
52 // Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "48000"
53 // Retrieval info: CONSTANT: OPERATION_MODE STRING "ROM"
54 // Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE"
55 // Retrieval info: CONSTANT: OUTDATA_REG_A STRING "CLOCK0"
56 // Retrieval info: CONSTANT: RAM_BLOCK_TYPE STRING "M10K"
57 // Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "16"
58 // Retrieval info: CONSTANT: WIDTH_A NUMERIC "24"
59 // Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
60 // Retrieval info: USED_PORT: address 0 0 16 0 INPUT NODEFVAL "address[15..0]"
61 // Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC "clock"
62 // Retrieval info: USED_PORT: q 0 0 24 0 OUTPUT NODEFVAL "q[23..0]"
63 // Retrieval info: CONNECT: @address_a 0 0 16 0 address 0 0 16 0
64 // Retrieval info: CONNECT: @clock0 0 0 0 0 clock 0 0 0 0
65 // Retrieval info: CONNECT: q 0 0 24 0 @q_a 0 0 24 0
66 // Retrieval info: GEN_FILE: TYPE_NORMAL rom_lab5.v TRUE
```

LAB5-Task3

March 01, 2025

rom_lab5.v

Project: DE1_SoC

```
7 // Retrieval info: GEN_FILE: TYPE_NORMAL rom_lab5.inc FALSE
8 // Retrieval info: GEN_FILE: TYPE_NORMAL rom_lab5.cmp FALSE
9 // Retrieval info: GEN_FILE: TYPE_NORMAL rom_lab5.bsf FALSE
0 // Retrieval info: GEN_FILE: TYPE_NORMAL rom_lab5_inst.v FALSE
1 // Retrieval info: GEN_FILE: TYPE_NORMAL rom_lab5_bb.v TRUE
2 // Retrieval info: LIB_FILE: altera_mf
3
```

LAB5-Task3

March 01, 2025

counter.sv

Project: DE1_SoC

```
1  /*=====*/
2  //  Name: Brian Chen
3  //  Date: 02-28-2025
4  //  EE/CSE371 LAB5--- Digital Signal Processing (Task 2)
5  //  Device Under Test (dut) -- counter
6  //  File Name: counter.sv
7  /*=====*/
8  module counter (clock, reset, count);
9  parameter N = 17;
10
11  input logic clock, reset;
12  output logic [N-1:0] count;
13
14  always_ff @(posedge clock or posedge reset) begin
15      if (reset)
16          count <= 0;
17      else
18          count <= count + 1;
19      end
20
21  endmodule
22  /*=====*/
23  //  Testbench
24  /*=====*/
25  module counter_testbench();
26
27  parameter N = 17;
28  logic clk, rst;
29  logic [N-1:0] count;
30
31  counter dut (.clock(clk), .reset(rst), .count);
32
33  parameter CLK_Period = 100;
34
35  initial begin
36      clk <= 1'b0;
37      forever #(CLK_Period/2) clk <= ~clk;
38  end
39
40  initial begin
41      rst <= 1;
42
43      repeat(3)
44          @(posedge clk);
45      rst <= 0;
46  end
47
48  initial begin
49      repeat(60000)
50          @(posedge clk);
51
52      $stop;
53  end
54
55  endmodule
```

LAB5-Task3

March 01, 2025

clock_divider.sv

Project: DE1_SoC

```
1  /*=====*/
2  // Name: Brian Chen
3  // Date: 02-28-2025
4  // EE/CSE371 LAB5--- Digital Signal Processing (Task 2)
5  // Device Under Test (dut) -- clock_divider
6  // File Name: clock_divider.sv
7  /*=====*/
8  // divided_clocks[0] = 25MHz, [1] = 12.5Mhz, ... [23] = 3Hz, [24] = 1.5Hz, [25] = 0.75Hz,
9  module clock_divider (clock, reset, divided_clocks);
10
11  input logic reset, clock;
12  output logic [31:0] divided_clocks = 0;
13
14  always_ff @(posedge clock) begin
15      divided_clocks <= divided_clocks + 1;
16  end
17
18  endmodule
19
```

LAB5-Task3

March 01, 2025

fir_filter.sv

Project: DE1_SoC

```
1  /*=====*/
2  // Name: Brian Chen
3  // Date: 02-28-2025
4  // EE/CSE371 LAB5--- Digital Signal Processing (Task 3)
5  // Device under Test (dut) --- fir_filter
6  // File Name: fir_filter.sv
7  /*=====*/
8  module fir_filter #(parameter DATA_WIDTH=24, ADDR_WIDTH=3)
9      (clk, reset, wr, data_in, data_out);
10
11      input logic clk, reset, wr;
12      input logic [DATA_WIDTH-1:0] data_in;
13      output logic [DATA_WIDTH-1:0] data_out;
14
15      // signal declarations
16      logic rd, empty, full, reset_acc;
17      logic [DATA_WIDTH-1:0] r_data, divided, r_data_out, sum, acc_q;
18
19      assign rd = full; // Do not read FIFO until it becomes full.
20      assign r_data_out = rd ? r_data : 24'b0; // This is for getting correct moving average
21      assign divided = {{ADDR_WIDTH{data_in[DATA_WIDTH-1]}}, data_in[DATA_WIDTH-1:ADDR_WIDTH
22  ]};
23      //assign divided = {{3{data_in[23]}}, data_in[23:3]};
24
25      // instantiate FIFO
26      fifo #(DATA_WIDTH, ADDR_WIDTH) m1
27          (.clk, .reset, .rd, .wr, .empty, .full, .w_data(divided), .r_data(r_data));
28
29      assign sum = divided - r_data_out;
30
31      // Accumulator
32      assign reset_acc = (empty == 0) ? 0 : 1; // reset signal for accumulator.
33      assign data_out = acc_q + sum;
34
35      always_ff @ (posedge clk or posedge reset_acc)
36          if (reset_acc)
37              acc_q <= sum;
38          else
39              acc_q <= acc_q + sum;
40
41  endmodule // fir_filter
42
43  /*=====*/
44  // Testbench
45  /*=====*/
46  module fir_filter_testbench();
47
48      parameter DATA_WIDTH = 24, ADDR_WIDTH = 3;
49
50      logic clk, reset, wr;
51      logic [DATA_WIDTH-1:0] data_in;
52      logic [DATA_WIDTH-1:0] data_out;
53      integer i;
54
55      // Instantiate fir_filter.
56      fir_filter #(DATA_WIDTH, ADDR_WIDTH) dut (.*);
57
58      // clock generator
59      parameter CLK_Period = 100;
60
61      initial begin
62          clk <= 1'b0;
63          forever #(CLK_Period/2) clk <= ~clk;
64      end
65
66      // Reset stimulus
67      initial begin
68          reset = 1; // Assert reset
69          repeat(1)
70              @(posedge clk);
71          reset = 0; // De-assert reset
72      end
73
74      // Use for loop for test generation.
75      initial begin
76          repeat(2)
77              @(posedge clk);
78              wr <= 1'b1;
79      end
80  endmodule
```


LAB5-Task3

March 01, 2025

fir_filter.sv

Project: DE1_SoC

```
8         for (i = 10; i < 200; i = i + 2) begin
9             data_in <= i[23:0];
10            @(posedge clk);
11        end
12        $stop;
13    end
14
15 endmodule
```

LAB5-Task3

March 01, 2025

fifo.sv

Project: DE1_SoC

```
1  /*=====*/
2  // Name: Brian Chen
3  // Date: 02-28-2025
4  // EE/CSE371 LAB5--- Digital Signal Processing (Task 3)
5  // Device under Test (dut) --- fifo
6  // File Name: fifo.sv
7  // This is form Homework 3.
8  /*=====*/
9  /* FIFO buffer FWFT implementation for specified data and address
10 * bus widths based on internal register file and FIFO controller.
11 * Inputs: 1-bit rd removes head of buffer and 1-bit wr writes
12 * w_data to the tail of the buffer.
13 * Outputs: 1-bit empty and full indicate the status of the buffer
14 * and r_data holds the value of the head of the buffer (unless empty).
15 */
16 module fifo #(parameter DATA_WIDTH=24, ADDR_WIDTH=3)
17     (clk, reset, rd, wr, empty, full, w_data, r_data);
18
19     input logic clk, reset, rd, wr;
20     output logic empty, full;
21     input logic [DATA_WIDTH-1:0] w_data;
22     output logic [DATA_WIDTH-1:0] r_data;
23
24     // signal declarations
25     logic [ADDR_WIDTH-1:0] w_addr, r_addr;
26     logic w_en;
27
28     // enable write only when FIFO is not full
29     // or if reading and writing simultaneously
30     assign w_en = wr & (~full | rd);
31
32     // instantiate FIFO controller and register file
33     fifo_ctrl #(ADDR_WIDTH) c_unit (.*);
34     reg_file #(DATA_WIDTH, ADDR_WIDTH) r_unit (.*);
35
36 endmodule // fifo
37
38 /*=====*/
39 // Testbench
40 /*=====*/
41 module fifo_testbench();
42
43     parameter DATA_WIDTH = 24, ADDR_WIDTH = 3;
44
45     logic clk, reset, rd, wr, empty, full;
46     logic [DATA_WIDTH-1:0] w_data;
47     logic [DATA_WIDTH-1:0] r_data;
48
49     integer i;
50
51     fifo #(DATA_WIDTH, ADDR_WIDTH) dut (.*);
52
53     parameter CLK_Period = 100;
54
55     initial begin
56         clk <= 1'b0;
57         forever #(CLK_Period/2) clk <= ~clk;
58     end
59
60     initial begin
61         reset <= 1;
62
63         repeat(1)
64             @(posedge clk);
65
66         reset <= 0;
67     end
68
69     initial begin
70         @(negedge clk);
71
72         {rd, wr} <= 2'b01;
73         w_data <= 24'h9090ab;
74         repeat(2**(ADDR_WIDTH-1))
75             @(negedge clk);
76
77         w_data <= 24'h9012cd;
78         repeat(2**(ADDR_WIDTH-1))
```

LAB5-Task3

March 01, 2025

fifo.sv

Project: DE1_SoC

```

9      @(negedge clk);
0
1      {rd, wr} <= 2'b00;
2      repeat(2)
3      @(negedge clk);
4
5      {rd, wr} <= 2'b10;
6      repeat(2**(ADDR_WIDTH))
7      @(negedge clk);
8
9      {rd, wr} <= 2'b01;
0      w_data <= 24'h9034ef;
1      repeat(2**(ADDR_WIDTH-1))
2      @(negedge clk);
3
4      {rd, wr} <= 2'b00;
5      repeat(2)
6      @(negedge clk);
7
8      {rd, wr} <= 2'b10;
9      repeat(2**(ADDR_WIDTH-1))
0      @(negedge clk);
1
2      {rd, wr} <= 2'b01;
3      w_data <= 24'h9056ca;
4      repeat(2**(ADDR_WIDTH-1))
5      @(negedge clk);
6
7      {rd, wr} <= 2'b10;
8      repeat(2**(ADDR_WIDTH-1))
9      @(negedge clk);
0
1      {rd, wr} <= 2'b11;
2      w_data <= 24'h9078db;
3      repeat(2**(ADDR_WIDTH))
4      @(negedge clk);
5
6      {rd, wr} <= 2'b10;
7      repeat(2**(ADDR_WIDTH)+3)
8      @(negedge clk);
9      $stop;
0
1      end
2      endmodule
```

LAB5-Task3

March 01, 2025

fifo_ctrl.sv

Project: DE1_SoC

```
1  /*=====*/
2  // Name: Brian Chen
3  // Date: 02-28-2025
4  // EE/CSE371 LAB5--- Digital Signal Processing (Task 3)
5  // Device under Test (dut) --- fifo_ctrl
6  // File Name: fifo_ctrl.sv
7  // This is form Homework 3.
8  /*=====*/
9  /* FIFO controller to manage a register file as a circular queue.
10 * Manipulates output read and write addresses based on 1-bit
11 * read (rd) and write (wr) requests and current buffer status
12 * signals empty and full.
13 */
14 module fifo_ctrl #(parameter ADDR_WIDTH=3)
15     (clk, reset, rd, wr, empty, full, w_addr, r_addr);
16
17     input logic clk, reset, rd, wr;
18     output logic empty, full;
19     output logic [ADDR_WIDTH-1:0] w_addr, r_addr;
20
21     // signal declarations
22     logic [ADDR_WIDTH-1:0] rd_ptr, rd_ptr_next;
23     logic [ADDR_WIDTH-1:0] wr_ptr, wr_ptr_next;
24     logic empty_next, full_next;
25
26     // output assignments
27     assign w_addr = wr_ptr;
28     assign r_addr = rd_ptr;
29
30     // fifo controller logic
31     always_ff @(posedge clk) begin
32         if (reset)
33             begin
34                 wr_ptr <= 0;
35                 rd_ptr <= 0;
36                 full <= 0;
37                 empty <= 1;
38             end
39         else
40             begin
41                 wr_ptr <= wr_ptr_next;
42                 rd_ptr <= rd_ptr_next;
43                 full <= full_next;
44                 empty <= empty_next;
45             end
46     end
47 end // always_ff
48
49 // next state logic
50 always_comb begin
51     // default to keeping the current values
52     rd_ptr_next = rd_ptr;
53     wr_ptr_next = wr_ptr;
54     empty_next = empty;
55     full_next = full;
56     case ({rd, wr})
57         2'b11: // read and write
58             begin
59                 rd_ptr_next = rd_ptr + 1'b1;
60                 wr_ptr_next = wr_ptr + 1'b1;
61             end
62         2'b10: // read
63             if (~empty)
64                 begin
65                     rd_ptr_next = rd_ptr + 1'b1;
66                     if (rd_ptr_next == wr_ptr)
67                         empty_next = 1;
68                     full_next = 0;
69                 end
70             else
71                 empty_next = 1;
72         2'b01: // write
73             if (~full)
74                 begin
75                     wr_ptr_next = wr_ptr + 1'b1;
76                     empty_next = 0;
77                     if (wr_ptr_next == rd_ptr)
78                         full_next = 1;
79                 end
80             else
79                 full_next = 1;
80         2'b00: ; // no change
81     endcase
82 end
```

LAB5-Task3

March 01, 2025

fifo_ctrl.sv

Project: DE1_SoC

```
9     end // always_comb
0
1 endmodule // fifo_ctrl
2
```

LAB5-Task3

March 01, 2025

reg_file.sv

Project: DE1_SoC

```
1  /*=====*/
2  // Name: Brian Chen
3  // Date: 02-28-2025
4  // EE/CSE371 LAB5--- Digital Signal Processing (Task 3)
5  // Device under Test (dut) --- reg_file
6  // File Name: reg_file.sv
7  // This is form Homework 3.
8  /*=====*/
9  /* Register file module for specified data and address bus widths.
10  * Asynchronous read port (r_addr -> r_data) and synchronous write
11  * port (w_data -> w_addr if w_en).
12  */
13  module reg_file #(parameter DATA_WIDTH=24, ADDR_WIDTH=3)
14      (clk, w_data, w_en, w_addr, r_addr, r_data);
15
16      input logic clk, w_en;
17      input logic [ADDR_WIDTH-1:0] w_addr, r_addr;
18      input logic [DATA_WIDTH-1:0] w_data;
19      output logic [DATA_WIDTH-1:0] r_data;
20
21      // array declaration (registers)
22      logic [DATA_WIDTH-1:0] array_reg [0:2**ADDR_WIDTH-1];
23
24      // write operation (synchronous)
25      always_ff @(posedge clk)
26          if (w_en)
27              array_reg[w_addr] <= w_data;
28
29      // read operation (asynchronous)
30      assign r_data = array_reg[r_addr];
31
32  endmodule // reg_file
```