UW Student: Brian Chen

EE 371

February 28, 2025

Lab5 Report

#### I. Procedure

#### Task 1 and Task 2:




Figure 1: The audio system used in this Lab. (This picture is from handout of Lab 5.)




Figure 2: Connections between FPGA and Audio CODEC. (This picture is from DE1-SoC User Manual.)

Figure 1 shows the audio system used in this Lab. Figure 2 shows the onnections between FPGA and Audio CODEC. According to the guidance in Lab handout, I mode some modifications on the SystemVerilog codes in part1.v and part2.v as shown in Figures 3 and 4, respectively. In this design, the inputs of DE1\_SoC are arranged as follows. KEY[0] is for the reset signal; SW[9] is for selecting the audio sources either from the audio file "piano\_noisy.mp3" or the tone stored in memory. In order to arrange this task, I created the file "note\_data.mif" by python script provided by the starterkit. According to the memory contents specified in "note\_data.mif", I created a 48000-word x 24-bit ROM called "rom\_lab5.v" for storing the tone. I used a counter to generate the running addresses for reading the data from memory.

After writing the SystemVerilog codes, I simulated this design on Modelsim-Altera and verifyied the functions on LabsLand.

```
// Send the data from mic to speakers.
assign writedata_left = readdata_left;
assign writedata_right = readdata_right;
assign read = read_ready ? 1 : 0;
assign write = write_ready ? 1 : 0;
```

Figure 3: Modifications in part1.sv.

```
Generate clk off of CLOCK_50, whichClock picks rate. wire [31:0] div_clk;
3333453667839044124344567489051553456678990
            parameter whichClock = 9; // 48.8 \text{ kHz} clock (50 MHz / 2^{10} = 48.8 \text{ kHz})
                 clock_divider (File Name: clock_divider.sv)
            clock_divider cdiv (.clock(CLOCK_50), .reset(reset), .divided_clocks(div_clk));
                 Clock selection;
                 allows for easy switching between simulation and board clocks
          wire clkSelect;
/Uncomment ONE of the following two lines depending on intention
           wire [23:0] readdata;
wire [15:0] address;
         // Instantiate rom_lab5.
                            (.address(address), .clock(clkSelect), .q(readdata));
         rom_lab5 m1
         // Instantiate counter to generate the addresses for memory read operations.
counter m2 (.clock(clkSelect), .reset(reset), .count(address));
         // Send the data read from rom_lab5 to speakers.
         assign writedata_left = readdata;
         assign writedata_right = readdata;
assign read = read_ready ? 1 : 0;
         assign read = read_ready ? 1
assign write = write_ready ?
```

Figure 4 (a): Modifications in part2.sv.

```
// Use SW[9] to select the output signals to DE1_SoC.
assign    FPGA_I2C_SCLK = SW[9] ? FPGA_I2C_SCLK2 : FPGA_I2C_SCLK1;
assign    AUD_XCK = SW[9] ? AUD_XCK2 : AUD_XCK1;
assign    AUD_DACDAT = SW[9] ? AUD_DACDAT2 : AUD_DACDAT1 ;
```

Figure 4 (b): Modifications in part2.sv.

```
// Instantiate part1
3890412344567890123456789012345677777777776
            part1 p1 (.CLOCK_50,
.CLOCK2_50,
                           .KEY,
                           // Rename FPGA_I2C_SCLK as FPGA_I2C_SCLK1
.FPGA_I2C_SCLK(FPGA_I2C_SCLK1), //<---This line.</pre>
                           .FPGA_I2C_SDAT,
                           // Rename AUD_XCK as AUD_XCK1.
.AUD_XCK(AUD_XCK1), //<---This line.</pre>
                           .AUD_DACLRCK,
                           .AUD_ADCLRCK,
                           .AUD_BCLK,
.AUD_ADCDAT,
                             // Rename AUD_DACDAT as AUD_DACDAT1.
                           .AUD_DACDAT(AUD_DACDAT1) //<---This line.
             .KEY.
                           // Rename FPGA_I2C_SCLK as FPGA_I2C_SCLK2.
.FPGA_I2C_SCLK(FPGA_I2C_SCLK2), //<---This line.
.FPGA_I2C_SDAT,</pre>
                           // Rename AUD_XCK as AUD_XCK2.
.AUD_XCK(AUD_XCK2), //<---This line.</pre>
                           .AUD_DACLRCK,
                           .AUD_ADCLRCK,
                           .AUD_BCLK
                           .AUD_ADCDAT,
                                Rename AUD_DACDAT as AUD_DACDAT2.
                            AUD_DACDAT(AUD_DACDAT2) //<---This line.
```

Figure 4(c): Modifications in part2.sv.

#### Task 3: FIR Filter




Figure 5: N-sample averaging FIR filter using a FIFO buffer and accumulator that you will implement in Task #3. (This picture is from handout of Lab 5.)

Figure 5 shows t N-sample averaging FIR filter using a FIFO buffer and accumulator. I wrote SystemVerilog codes to implement this FIR filter. According to the guidance in Lab handout, I mode some modifications on the SystemVerilog codes in part1.v and part2.v as shown in Figures 6 and 7, respectively. In this design, the inputs of DE1\_SoC are arranged as follows. KEY[0] is for the reset signal; SW[9] is for selecting the audio sources either from the audio file "piano\_noisy.mp3" or the tone stored in memory.; SW[8] is for selecting the filtered signal or the unfiltered signal. After writing the SystemVerilog codes, I simulated this design on Modelsim-Altera and verifyied the functions on LabsLand.

```
35
36
37
            38940
4142
44546
4755
5555
57
                                .reset(\sim KEY[0]),
                                .wr(1'\dot{b}1)
                                .data_in(readdata_left),
                                .data_out(readdata_left_FIR)
            // Instantiate FIR Filter for part1 (right-hand source). fir_filter #(DATA_WIDTH, ADDR_WIDTH) p4
                              (.c]k(cLock_50)
                                .reset(~KEY[<mark>0</mark>j),
                                wr(1'b1),
                                .data_in(readdata_right),
                                 .data_out(readdata_right_FIR)
            // Send the data from mic to speakers.
// Use SW[8] to select filtered or unfiltered.
assign writedata_left = SW[8] ? readdata_left_FIR : readdata_left;
assign writedata_right = SW[8] ? readdata_right_FIR : readdata_right;
assign read = read_ready ? 1 : 0;
assign write = write readd ? 1 : 0;
                                                               0;
1
            assign read = read_ready ? 1
assign write = write_ready ?
```

Figure 6: Modifications in part1.sv in Task3.

Figure 7: Modifications in part2.sv in Task 3.

#### II. Result

#### Task 1&2:

#### Simulation Result with the Testbench for "DE1 SoC.sv" and Other Modules:

I wrote the testbench to test the top module in Task 1 and Task 2. Figures 9 and 10 are the simulation results of "DE1\_SoC.sv" and "part2.v", respectively. The simulation results show that this design performs well. When I uploaded this design to the LabsLand, I discovered that the 50-MHz clock signal provided by DE1\_SoC seems too fast. I placed the clock\_divider module on this design to slow down the clock frequency. According to my experiments, I set the clock frequency to  $50 \times \frac{10^6}{2^{10}}$  Hz, that is 48.8 kHz. During the verification on LabsLand, this design performs well.




Figure 9: Simulation results of the design "DE1 SoC" in Task 2.




Figure 10: Simulation results of the design "part2" in Task 2.

#### Task 3: FIR Filter

#### Simulation Result with the Testbench for "DE1\_SoC.sv" and the fir\_filter Module:

I wrote the testbench to test the module in Task 3. Figures 11 and 12 are the simulation results of "DE1\_SoC.sv" and "fir\_filter.sv", respectively. The simulation results show that this design performs well. As we can see in Figure 12, the FIR filter does perform the operation of calculating the moving average of last eight data. As indicated in this figure,

$$26 = 2 + 3 + 3 + 3 + 3 + 4 + 4 + 4$$

and

$$68 = 8 + 8 + 8 + 8 + 9 + 9 + 9 + 9.$$

During the verification on LabsLand, this design performs well.




Figure 11: Simulation results of "DE1\_SoC" in Task 3.




Figure 12: Simulation results of "fir filter" in Task 3.

#### III. Final Product

I finished the design specified in Task 1, Task 2, and Task 3. I organized each design as shown in the figures as mentioned before, simulated on the Modelsim with testbenches, and verified the functions with DE1-SoC on the LabsLand. In this Lab, I finished design of the FIR filter circuit which I spent much time.

#### IV. Appendix

- 1. Video for Task 2, <a href="https://youtu.be/EI7YDYezfHl">https://youtu.be/EI7YDYezfHl</a>
- 2. Video for Task 3, <a href="https://youtu.be/fgyuJfonKOU">https://youtu.be/fgyuJfonKOU</a>
- 3. SystemVerilog codes of Task 1 and Task 2, please see the following pages.
- 4. SystemVerilog codes of Task 3, please see the following pages.

**LAB5-Task1&2**e: March 01, 2025

DE1\_SoC.sv

DE1\_SoC.sv

8

20

36 37

40 41

42 43

44

45

46 47

48 49

55 56 57

62 63

64 65 66

67 68

74 75

```
Name: Brian Chen
    Date: 02-28-2025
    EE/CSE371 LAB5--- Digital Signal Processing (Task 2)
Device under Test (dut) --- DE1_SoC
  File Name: DE1_SoC.sv
/*=======
                           module DE1_SoC (CLOCK_50, CLOCK2_50, KEY, FPGA_I2C_SCLK, FPGA_I2C_SDAT, AUD_XCK,
                  AUD_DACLRCK, AUD_ADCLRCK, AUD_BCLK, AUD_ADCDAT, AUD_DACDAT, SW); //<-- Add SW[9] as an input port.
    input CLOCK_50, CLOCK2_50;
    input [0:0] KEY;
// I2C Audio/Video config interface
output FPGA_I2C_SCLK;
    inout FPGA_I2C_SDAT;
     // Audio CODEC
    output AUD_XCK;
    input AUD_DACLRCK, AUD_ADCLRCK, AUD_BCLK;
    input AUD_ADCDAT;
     output AUD_DACDAT;
    input [9:9] SW; //<-- Add SW[9] as an input port.
    // Delare the output ports of part1 with new names.
logic FPGA_I2C_SCLK1, FPGA_I2C_SDAT1, AUD_XCK1, AUD_DACDAT1;
    // Delare the output ports of part2 with new names.
logic FPGA_I2C_SCLK2, FPGA_I2C_SDAT2, AUD_XCK2, AUD_DACDAT2;
    .KEY,
                 // Rename FPGA_I2C_SCLK as FPGA_I2C_SCLK1
                .FPGA_I2C_SCLK(FPGA_I2C_SCLK1), //<---This line.</pre>
                .FPGA_I2C_SDAT,
                 // Rename AUD_XCK as AUD_XCK1.
                .AUD_XCK(AUD_XCK1), //<---This line.
                .AUD_DACLRCK,
                .AUD_ADCLRCK,
                .AUD_BCLK,
                .AUD_ADCDAT,
                 // Rename AUD_DACDAT as AUD_DACDAT1.
                .AUD_DACDAT(AUD_DACDAT1) //<---This line.
     .KEY,
                 // Rename FPGA_I2C_SCLK as FPGA_I2C_SCLK2.
                .FPGA_I2C_SCLK(FPGA_I2C_SCLK2), //<---This line.
.FPGA_I2C_SDAT,</pre>
                 // Rename AUD_XCK as AUD_XCK2.
                .AUD_XCK(AUD_XCK2), //<---This line.
                .AUD_DACLRCK,
                .AUD_ADCLRCK,
                .AUD_BCLK,
                .AUD_ADCDAT,
                 // Rename AUD_DACDAT as AUD_DACDAT2.
AUD_DACDAT(AUD_DACDAT2) //<---This line.</pre>
endmodule
```

85 86

87 88 89

95 96 97

98 99

01

03 04

.06

07

80.

09 10

11 12 13

14

19

20 21

```
e: March 01, 2025
                                                  DE1_SoC.sv
                                                                                                    Project: DE1_SoC
     // Testbench for DE1_SoC

/*=========*/

timescale 1 ps / 1 ps

module DE1_SoC_testbench();
          AUD_ADCLRCK, AUD_BCLK,
AUD_ADCDAT, AUD_DACDAT;
wire FPGA_I2C_SDAT;
          logic [9:9] SW;
logic [0:0] KEY;
           // Instantiate DE1_SoC module
          DE1_SoC dut (.*);
          // Set up a simulated clock: 50 MHz
          parameter CLOCK_PERIOD = 20; // default timescale 1ns/1ns
          initial begin
               CLOCK_50 \leftarrow 0;
               forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50;</pre>
          end
          // Test the design.
initial begin
               KEY[0] \leftarrow 0;
               repeat(1)
               @(posedge CLOCK_50);
               KEY[0] <= 1;
SW[9] = 1'b0;
repeat(500)</pre>
               @(posedge CLOCK_50);
               SW[9] = 1'b1;
repeat(500)
               @(posedge CLOCK_50);
               $stop;
          end
     endmodule
```

e: March 01, 2025

7

8

10 11 12

13

14

15

16 17

18 19

20

35

37

40

45 46

56 57

58 59 60

61

62 63

64 65

66

67

68 69

74 75

```
Name: Brian Chen
input CLOCK_50, CLOCK2_50;
input [0:0] KEY;
   // I2C Audio/Video config interface
   output FPGA_I2C_SCLK;
   inout FPGA_I2C_SDAT;
   // Audio CODEC
   output AUD_XCK;
   input AUD_DACLRCK, AUD_ADCLRCK, AUD_BCLK;
input AUD_ADCDAT;
   output AUD_DACDAT;
   // Local wires.
   wire read_ready, write_ready, read, write;
  wire [23:0] readdata_left, readdata_right;
wire [23:0] writedata_left, writedata_right;
   wire reset = ~KEY[0];
  // Send the data from mic to speakers.
   assign writedata_left = readdata_left;
   assign writedata_right = readdata_right;
assign read = read_ready ? 1 : 0;
   assign write = write_ready ? 1 : 0;
///
// The interface consists of the following wires:
// read_ready, write_ready - CODEC ready for read/write operation
// readdata_left, readdata_right - left and right channel data from the CODEC
// read - send data from the CODEC (both channels)
// writedata_left, writedata_right - left and right channel data to the CODEC
// write - send data to the CODEC (both channels)
// AUD_* - should connect to top-level entity I/O of the same name.
          These signals go directly to the Audio CODEC
I2C_* - should connect to top-level entity I/O of the same name.
         inputs
      CLOCK2_50,
      reset,
      // outputs
      AUD_XCK
   audio_and_video_config cfg(
      // Inputs
      CLOCK_50,
      reset.
       / Bidirectionals
      FPGA_I2C_SDAT,
      FPGA_I2C_SCLK
   audio_codec codec(
     // Inputs CLOCK_50,
      reset,
      read, write,
      writedata_left, writedata_right,
      AUD_ADCDAT,
```

part1.v

Page 2 of 2 Revision: DE1\_SoC

e: March 01, 2025

```
Name: Brian Chen
// Date: 02-28-2025

// EE/CSE371 LAB5--- Digital Signal Processing (Task 2)

// File Name: part2.v

/*==========================*/
input CLOCK_50, CLOCK2_50;
input [0:0] KEY;
   // I2C Audio/Video config interface
   output FPGA_I2C_SCLK;
   inout FPGA_I2C_SDAT;
   // Audio CODEC
   output AUD_XCK;
   input AUD_DACLRCK, AUD_ADCLRCK, AUD_BCLK;
input AUD_ADCDAT;
   output AUD_DACDAT;
   // Local wires.
   wire read_ready, write_ready, read, write;
   wire [23:0] readdata_left, readdata_right;
wire [23:0] writedata_left, writedata_right;
   wire reset = ~KEY[0];
   // Generate clk off of CLOCK_50, whichClock picks rate.
wire [31:0] div_clk;
      parameter which clock = 9; // 48.8 kHz clock (50 MHz / 2^{10} = 48.8 kHz)
   /*----*/
   clock_divider cdiv (.clock(CLOCK_50), .reset(reset), .divided_clocks(div_clk));
           Clock selection;
           allows for easy switching between simulation and board clocks
   wire [23:0] readdata; wire [15:0] address;
   // Instantiate rom_lab5.
   rom_lab5 m1
                    (.address(address), .clock(clkSelect), .q(readdata));
   // Instantiate counter to generate the addresses for memory read operations.
                    (.clock(clkSelect), .reset(reset), .count(address));
   counter m2
   // Send the data read from rom_lab5 to speakers.
   assign writedata_left = readdata;
   assign writedata_right = readdata;
assign read = read_ready ? 1 : 0;
   assign write = write_ready ? 1 : 0;
/// The interface consists of the following wires:
// read_ready, write_ready - CODEC ready for read/write operation
// readdata_left, readdata_right - left and right channel data from the CODEC
// read - send data from the CODEC (both channels)
// writedata_left writedata_right - left and right channel data to the CODEC
// writedata_left, writedata_right - left and right channel data to the CODEC // write - send data to the CODEC (both channels) // AUD_* - should connect to top-level entity I/O of the same name. // These signals go directly to the Audio CODEC
```

part2.v

e: March 01, 2025

80

81 82

83

84 85 86

88 89

90 91

92

93

94 95

96 97 98

99

00 01 02

04

05 06

07

80.

13 14

15

16 17 18

19

20

30 31 32

33

34

36 37 38

40

41 42 43

44

45

46

47 48 49

50 51

```
CLOCK2_50,
      reset,
      // outputs
      AUD_XCK
   audio_and_video_config cfg(
         Inputs
      CLOCK_50,
      reset,
       // Bidirectionals
      FPGA_I2C_SDAT,
      FPGA_I2C_SCLK
   audio_codec codec(
    // Inputs
      CLOCK_50,
      reset,
      read, write,
      writedata_left, writedata_right,
      AUD_ADCDAT,
      // Bidirectionals
      AUD_BCLK,
      AUD_ADCLRCK,
      AUD_DACLRCK,
      // Outputs
      read_ready, write_ready, readdata_right,
      AUD_DACDAT
   );
endmodule
/*----*/
    Testbench-----
part2_testbench
/*=======*/
timescale 1 ps / 1 ps
module part2_testbench();
   reg CLOCK_50, CLOCK2_50;
reg [0:0] KEY;
   // I2C Audio/Video config interface wire FPGA_I2C_SCLK; wire FPGA_I2C_SDAT;
   // Audio CODEC
   wire AUD_XCK;
wire AUD_DACLRCK, AUD_ADCLRCK, AUD_BCLK;
   wire AUD_ADCDAT;
   wire AUD_DACDAT;
   part2 dut (CLOCK_50, CLOCK2_50, KEY, FPGA_I2C_SCLK, FPGA_I2C_SDAT, AUD_XCK,
               AUD_DACLRCK, AUD_ADCLRCK, AUD_BCLK, AUD_ADCDAT, AUD_DACDAT);
// Set up a simulated clock: 50 MHz
parameter CLOCK_PERIOD = 20; // default timescale 1ns/1ns
initial begin
    CLOCK_50 <= 0
    forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50;</pre>
end
// Test the design.
initial begin
   KEY[0] \leftarrow 0;
   @(posedge CLOCK_50);
KEY[0] <= 1;</pre>
    repeat(100000)
   @(posedge CLOCK_50);
```

part2.v

Page 2 of 3 Revision: DE1\_SoC

e: March 01, 2025 part2.v Project: DE1\_SoC 55 \$stop; // End the simulation.

e: March 01, 2025

```
Name: Brian Chen
      // Name: Brian Chen
// Date: 02-28-2025
// EE/CSE371 LAB5--- Digital Signal Processing (Task 2)
// Device Under Test (dut) -- counter
// File Name: counter.sv
/*==============================*/
8
      module counter (clock, reset, count);
parameter N = 17;
10
11
      input logic clock, reset;
12
      output logic [N-1:0] count;
13
14
15
16
17
18
19
      always_ff @(posedge clock or posedge reset) begin
           if (reset)
                 count \leftarrow 0;
           else
                 count <= count + 1;</pre>
            end
20
21
22
23
24
25
26
27
28
29
31
32
33
34
35
      endmodule
      /// Testbench
/*======================*/
      module counter_testbench();
      parameter N = 17;
      logic clk, rst;
      logic [N-1:0] count;
      counter dut (.clock(clk), .reset(rst), .count);
      parameter CLK_Period = 100;
      initial begin
    clk <= 1'b0;</pre>
36
37
38
39
            forever #(CLK_Period/2) clk <= ~clk;</pre>
      end
40
41
      initial begin
           rst <= 1;
42
43
            repeat(3)
44
            @(posedge clk);
45
            rst <= 0;
46
      end
48
49
      initial begin repeat(60000)
50
51
            @(posedge clk);
52
53
            $stop;
      end
54
55
      endmodule
```

counter.sv

```
e: March 01, 2025
                                          clock_divider.sv
                                                                                      Project: DE1_SoC
    // divided_clocks[0] = 25MHz, [1] = 12.5Mhz, ... [23] = 3Hz, [24] = 1.5Hz, [25] = 0.75Hz,
    module clock_divider (clock, reset, divided_clocks);
    input logic reset, clock;
output logic [31:0] divided_clocks = 0;
    always_ff @(posedge clock) begin
    divided_clocks <= divided_clocks + 1;</pre>
     endmodule
```

Page 1 of 1 Revision: DE1\_SoC

e: March 01, 2025

```
megafunction wizard: %ROM: 1-PORT%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: altsyncram
// File Name: rom_lab5.v
// Megafunction Name(s):
// altsyncram
// Simulation Library Files(s):
/// *******************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
   17.0.0 Build 595 04/25/2017 SJ Lite Edition
//Copyright (C) 2017 Intel Corporation. All_rights_reserved.
//Your use of Intel Corporation's design tools, logic functions
//and other software and tools, and its AMPP partner logic
//functions, and any output files from any of the foregoing
//(including device programming or simulation files), and any
//associated documentation or information are expressly subject
//to the terms and conditions of the Intel Program License
//Subscription Agreement, the Intel Quartus Prime License Agreement,
//the Intel MegaCore Function License Agreement, or other
//applicable license agreement, including, without limitation,
//that your use is for the sole purpose of programming logic
//devices manufactured by Intel and sold by Intel or its
//authorized distributors. Please refer to the applicable //agreement for further details.
// synopsys translate_off
timescale 1 ps / 1 ps
// synopsys translate_on
module rom_lab5 (
    address,
    clock,
    input [15:0] address;
input clock;
output [23:0] q;
 ifndef ALTERA_RESERVED_QIS
// synopsys translate_off
 endif
                clock;
    tri1
`ifndef ALTERA_RESERVED_QIS
// synopsys translate_on
    wire [23:0] sub_wire0;
wire [23:0] q = sub_wire0[23:0];
    altsyncram altsyncram_component (
                  .address_a (address),
                 .clock0 (clock),
.q_a (sub_wire0),
.aclr0 (1'b0),
.aclr1 (1'b0),
.address_b (1'b1),
.addressstall_a (1'b0),
.addressstall_b (1'b0),
.byteena_a (1'b1),
.byteena_b (1'b1),
.clock1 (1'b1),
.clocken0 (1'b1),
.clocken1 (1'b1),
.clocken2 (1'b1),
.clocken3 (1'b1),
.data_a ({24{1'b1}}),
.data_b (1'b1),
.eccstatus (),
                  .clock0 (clock)
                  .eccstatus (),
                  .q_b (),
```

rom\_lab5.v

Project: DE1\_SoC

Page 1 of 3 Revision: DE1\_SoC

```
e: March 01, 2025
                                                                                                                                          rom_lab5.v
                                                                                                                                                                                                                                                                              Project: DE1_SoC
                                                       .rden_a (1'b1),
.rden_b (1'b1),
.wren_a (1'b0),
80
81
                                                        .wren_b (1'b0);
82
83
                         defparam
                                   altsyncram_component.address_aclr_a = "NONE"
84
                                   altsyncram_component.clock_enable_input_a = "BYPASS"
85
                                  altsyncram_component.lpm_type = "altsyncram", altsyncram_component.lpm_type = "altsyncram",
86
88
89
90
                                  altsyncram_component.numwords_a = 48000,
altsyncram_component.operation_mode = "ROM",
altsyncram_component.outdata_aclr_a = "NONE",
altsyncram_component.outdata_reg_a = "CLOCKO"
altsyncram_component.ram_block_type = "M10K",
altsyncram_component.widthad_a = 16
91
92
93
94
95
96
                                   altsyncram_component.widthad_a = 16,
97
                                    altsyncram_component.width_a = 24,
98
                                   altsyncram_component.width_byteena_a = 1;
99
.00
01
                endmodule
.02
04
                       CNX file retrieval info
.05
                // Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "O"
.06
               // Retrieval info: PRIVATE: ADDRESSSIALL_A NUMERIC
// Retrieval info: PRIVATE: AclrAddr NUMERIC "O"
// Retrieval info: PRIVATE: AclrByte NUMERIC "O"
// Retrieval info: PRIVATE: BYTE_ENABLE NUMERIC "O"
// Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "O"
// Retrieval info: PRIVATE: BlankMemory NUMERIC "O"
// Retrieval info: PRIVATE: CLOCK ENABLE TABLET A NUMERIC "O"
07
.08
.09
10
12
                /// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "O"
13
               // Retrieval info: PRIVATE: CLOCK_ENABLE_INPUL_A NUMERIC 'U'
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "U"
// Retrieval info: PRIVATE: Clken NUMERIC "U"
// Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "U"
// Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A"
// Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "U"
// Retrieval info: PRIVATE: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
// Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "U"
16
18
19
                // Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC '
// Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
20
21
                // Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "O"
22
               // Retrieval info: PRIVATE: MIANIMUM_DEPTH NOMERIC U
// Retrieval info: PRIVATE: MIFfilename STRING "note_data.mif"
// Retrieval info: PRIVATE: NUMWORDS_A NUMERIC "48000"
// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "2"
// Retrieval info: PRIVATE: RegOutput NUMERIC "1"
// Retrieval info: PRIVATE: REGOUTPUT NUMERIC "1"
23
24
25
26
27
                // Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
// Retrieval info: PRIVATE: SingleClock NUMERIC "1"
28
               // Retrieval info: PRIVATE: SingleClock NUMERIC "1 // Retrieval info: PRIVATE: UseDQRAM NUMERIC "0" // Retrieval info: PRIVATE: WidthAddr NUMERIC "16"
29
30
31
               // Retrieval info: PRIVATE: WidthAudi NUMERIC 10
// Retrieval info: PRIVATE: WidthData NUMERIC "24"
// Retrieval info: PRIVATE: rden NUMERIC "0"
// Retrieval info: LIBRARY: altera_mf altera_mf.altera_mf_components.all
// Retrieval info: CONSTANT: CLOCK ENABLE TRUIT A STRING "NONE"
              // Retrieval info: CONSTANT: ADDRESS_ACLR_A STRING "NONE"
// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: INIT_FILE STRING "note_data.mif"
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
// Retrieval info: CONSTANT: LPM_HINT STRING "ENABLE_RUNTIME_MOD=NO"
// Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
// Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "48000"
// Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "ROM"
// Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE"
// Retrieval info: CONSTANT: OUTDATA_REG_A STRING "CLOCKO"
// Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "16"
// Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "24"
// Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
36
37
39
40
42
43
44
45
46
47
48
               // Retrieval info: CONSTANT: WIDTH_A NUMERIC 24
// Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
// Retrieval info: USED_PORT: address 0 0 16 0 INPUT NODEFVAL "address[15..0]"
// Retrieval info: USED_PORT: clock 0 0 0 0 INPUT VCC "clock"
49
50
                // Retrieval info: USED_FORT: q 0 0 24 0 OUTPUT NODEFVAL "q[23...(
// Retrieval info: CONNECT: @address_a 0 0 16 0 address 0 0 16 0
// Retrieval info: CONNECT: @clock0 0 0 0 clock 0 0 0
// Retrieval info: CONNECT: q 0 0 24 0 @q_a 0 0 24 0
// Retrieval info: GEN_FILE: TYPE_NORMAL rom_lab5.v TRUE
52
53
                                                                                                                                                                                                                  'q[23..0]"
54
56
```

Page 2 of 3 Revision: DE1\_SoC

63

e: March 01, 2025 rom\_lab5.v Project: DE1\_SoC

```
// Retrieval info: GEN_FILE: TYPE_NORMAL rom_lab5.inc FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL rom_lab5.cmp FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL rom_lab5.bsf FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL rom_lab5_inst.v FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL rom_lab5_bb.v TRUE
// Retrieval info: LIB_FILE: altera_mf
57
58
59
60
61
62
```

Page 3 of 3 Revision: DE1\_SoC

```
Name: Brian Chen
    Date: 02-28-2025
    EE/CSE371 LAB5--- Digital Signal Processing (Task 3)
Device under Test (dut) --- DE1_SoC
   File Name: DE1_SoC.sv
                                       -=========*/
module DE1_SoC (CLOCK_50, CLOCK2_50, KEY, FPGA_I2C_SCLK, FPGA_I2C_SDAT, AUD_XCK,
                  AUD_DACLRCK, AUD_ADCLRCK, AUD_BCLK, AUD_ADCDAT, AUD_DACDAT, SW); //<-- Add SW[9:8] as an input port.
    parameter DATA_WIDTH=24, ADDR_WIDTH=3;
    input CLOCK_50, CLOCK2_50;
input [0:0] KEY;
// I2C Audio/Video config interface
    output FPGA_I2C_SCLK;
    inout FPGA_I2C_SDAT;
    // Audio CODEC
    output AUD_XCK;
    input AUD_DACLRCK, AUD_ADCLRCK, AUD_BCLK;
    input AUD_ADCDAT;
    output_AUD_DACDAT;
    input [9:8] SW; //<-- Add SW[8:9] as input ports.
    // Delare the output ports of part1 with new names.
    logic FPGA_I2C_SCLK1, AUD_XCK1, AUD_DACDAT1, AUD_DACDAT1_FIR;
    // Delare the output ports of part2 with new names.
logic FPGA_I2C_SCLK2, AUD_XCK2, AUD_DACDAT2, AUD_DACDAT2_FIR;
    = SW[9] ? AUD_DACDAT2 : AUD_DACDAT1;
    assign
    // Instantiate part1
    .KEY,
                 // Rename FPGA_I2C_SCLK as FPGA_I2C_SCLK1
                .FPGA_I2C_SCLK(FPGA_I2C_SCLK1), //<---This line.
.FPGA_I2C_SDAT,
                // Rename AUD_XCK as AUD_XCK1.
.AUD_XCK(AUD_XCK1), //<--This line.</pre>
                .AUD_DACLRCK,
                .AUD_ADCLRCK,
                .AUD_BCLK,
                .AUD_ADCDAT,
                 // Rename AUD_DACDAT as AUD_DACDAT1.
                .AUD_DACDAT(AUD_DACDAT1), //<---This line.
.SW(SW[8]) // <--Add SW[8] to select filtered or unfiltered.
      // Instantiate part2
     part2 #(DATA_WIDTH, ADDR_WIDTH) p2 (.CLOCK_50,
                .CLOCK2_50,
                .KEY,
                 // Rename FPGA_I2C_SCLK as FPGA_I2C_SCLK2.
                .FPGA_I2C_SCLK(FPGA_I2C_SCLK2), //<---This line.
                .FPGA_I2C_SDAT,
                 // Rename AUD_XCK as AUD_XCK2.
                .AUD_XCK(AUD_XCK2), //<---This line..AUD_DACLRCK,
                .AUD_ADCLRCK,
                .AUD_BCLK,
                .AUD_ADCDAT,
```

```
March 01, 2025
                                          DE1_SoC.sv
                  .AUD_DACDAT(AUD_DACDAT2), //<---This line.
.SW(SW[8]) // <--Add SW[8] to select filtered or unfiltered.
);
   endmodule
   Testbench for DE1_SoC
   /*===========*/

`timescale 1 ps / 1 ps
   module DE1_SoC_testbench();
       // Instantiate DE1_SoC module
       DE1_SoC dut (.*);
       // Set up a simulated clock: 50 MHz
parameter CLOCK_PERIOD = 20; // default timescale 1ns/1ns
       initial begin
            CLOCK_50 \leftarrow 0;
            forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50;</pre>
       end
       // Test the design.
initial begin
           KEY[0] <= 0;
repeat(1)</pre>
           @(posedge CLOCK_50);
           KEY[0] <= 1;
SW[9:8] = 2'b10;
repeat(500)</pre>
           @(posedge CLOCK_50);
           SW[9:8] = 2'b11;
repeat(500)
           @(posedge CLOCK_50);
            $stop;
       end
   endmodule
```

Page 2 of 2 Revision: DE1\_SoC

part1.v

```
Name: Brian Chen
     Date: 02-28-2025
     EE/CSE371 LAB5--- Digital Signal Processing (Task 3)
     File Name: part1.v
input CLOCK_50, CLOCK2_50;
    input [0:0] KEY;
input [8:8] SW; //<--Add SW[8] to se
// I2C Audio/Video config interface</pre>
                           //<--Add SW[8] to select filtered or unfiltered.
    output FPGA_I2C_SCLK;
inout FPGA_I2C_SDAT;
    // Audio CODEC
    output AUD_XCK;
    input AUD_DACLRCK, AUD_ADCLRCK, AUD_BCLK;
    input AUD_ADCDAT
    output AUD_DACDAT;
    // Local wires.
wire read_ready, write_ready, read, write;
    wire [23:0] readdata_left, readdata_right;
wire [23:0] readdata_left_FIR, readdata_right_FIR;
wire [23:0] writedata_left, writedata_right;
    wire reset = ~KEY[0];
    ^\prime Instantiate FIR Filter for part1 (left-hand source).
    fir_filter #(DATA_WIDTH, ADDR_WIDTH) p3
                  (.c1k(CLOCK_50)
                    .reset(\sim KEY[0]),
                    .wr(1'b1)
                    .data_in(readdata_left),
                    .data_out(readdata_left_FIR)
     // Instantiate FIR Filter for part1 (right-hand source).
    fir_filter #(DATA_WIDTH, ADDR_WIDTH) p4
                  (.clk(CLOCK_50), .reset(~KEY[0]),
                    .wr(1')
                    .data_in(readdata_right),
                    .data_out(readdata_right_FIR)
                   );
    // Send the data from mic to speakers.
// Use SW[8] to select filtered or unfiltered.
    assign writedata_left = SW[8] ? readdata_left_FIR : readdata_left; assign writedata_right = SW[8] ? readdata_right_FIR : readdata_right; assign read = read_ready ? 1 : 0; assign write = write_ready ? 1 : 0;
  //
// The interface consists of the following wires:
// read_ready, write_ready - CODEC ready for read/write operation
// readdata_left, readdata_right - left and right channel data from the CODEC
// read - send data from the CODEC (both channels)
// writedata_left, writedata_right - left and right channel data to the CODEC
// write - send data to the CODEC (both channels)
// AUD_* - should connect to top-level entity I/O of the same name.
// These signals go directly to the Audio CODEC
// I2C_* - should connect to top-level entity I/O of the same name.
inputs
        CLOCK2_50,
        reset,
        // outputs
```

```
March 01, 2025
                                                                             part1.v
                 AUD_XCK
           audio_and_video_config cfg(
    // Inputs
    CLOCK_50,
4567890123456789012345678901234
                reset,
                // Bidirectionals
FPGA_I2C_SDAT,
FPGA_I2C_SCLK
           );
           audio_codec codec(
   // Inputs
   CLOCK_50,
                 reset,
                read, write,
writedata_left, writedata_right,
                AUD_ADCDAT,
                // Bidirectionals AUD_BCLK,
                AUD_ADCLRCK,
AUD_DACLRCK,
                 // Outputs
                read_ready, write_ready, readdata_left, readdata_right, AUD_DACDAT
      endmodule
```

Page 2 of 2 Revision: DE1\_SoC

```
March 01, 2025
                                                                                 Project: DE1_SoC
                                          part2.v
       Name: Brian Chen
       Date: 02-28-2025
       EE/CSE371 LAB5--- Digital Signal Processing (Task 3)
     File Name: part2.v
   input CLOCK_50, CLOCK2_50;
      input [0:0] KEY;
input [8:8] SW; //<--Add SW[8] to se
// I2C Audio/Video config interface</pre>
                      //<--Add SW[8] to select filtered or unfiltered.
      output FPGA_I2C_SCLK;
inout FPGA_I2C_SDAT;
      // Audio CODEC
      output AUD_XCK;
      input AUD_DACLRCK, AUD_ADCLRCK, AUD_BCLK;
      input AUD_ADCDAT;
      output AUD_DACDAT;
      // Local wires.
wire read_ready, write_ready, read, write;
wire [23:0] readdata_FIR;
wire [23:0] writedata_left, writedata_right;
      wire reset = ~KEY[0];
      // Generate clk off of CLOCK_50, whichClock picks rate.
wire [31:0] div_clk;
         parameter which clock = 9; // 48.8 kHz clock (50 MHz / 2^10 = 48.8 kHz)
      /*=========
                                   _____*
             clock_divider (File Name: clock_divider.sv)
        clock_divider cdiv (.clock(CLOCK_50), .reset(reset), .divided_clocks(div_clk));
      /*__
             Clock selection;
             allows for easy switching between simulation and board clocks
      // assign clkSelect = CLOCK_50;
                                                   // for simulation
      wire [23:0] readdata;
wire [15:0] address;
      // Instantiate rom_lab5.
                     (.address(address), .clock(clkSelect), .q(readdata));
      rom_lab5 m1
      // Instantiate counter to generate the addresses for memory read operations.
      counter m2
                     (.clock(clkSelect), .reset(reset), .count(address));
        ^\prime Instantiate FIR Filter for part2.
      .reset(\sim KEY[0]),
                 .wr(1'b1)
                 .data_in(readdata),
                 .data_out(readdata_FIR)
      // Send the data read from rom_lab5 to speakers.
// Use SW[8] to select filtered or unfiltered.
assign writedata_left = SW[8] ? readdata_FIR : readdata;
assign writedata_right = SW[8] ? readdata_FIR : readdata;
assign read = read_ready ? 1 : 0;
      assign write = write_ready ? 1 : 0;
```

Page 1 of 3 Revision: DE1 SoC

```
March 01, 2025
                                                                                                      Project: DE1_SoC
                                                     part2.v
    /// The interface consists of the following wires:
// read_ready, write_ready - CODEC ready for read/write operation
// readdata_left, readdata_right - left and right channel data from the CODEC
// read - send data from the CODEC (both channels)
// write analytic write the CODEC (both channels)
      write - send data to the CODEC (both channels)
AUD_* - should connect to top-level entity I/O of the same name.
    CLOCK2_50,
           reset,
            // outputs
           AUD_XCK
        audio_and_video_config cfg(
           // Inputs
CLOCK_50,
           reset,
            // Bidirectionals
            FPGA_I2C_SDAT,
           FPGA_I2C_SCLK
       );
       audio_codec codec(
           // Inputs CLOCK_50,
           reset,
           read, write,
           writedata_left, writedata_right,
           AUD_ADCDAT,
            // Bidirectionals
           AUD_BCLK,
           AUD_ADCLRCK,
           AUD_DACLRCK,
            // Outputs
           read_ready, write_ready, readdata_left, readdata_right,
           AUD_DACDAT
       );
    endmodule
      *_____*
    // Testbench-----
    part2_testbench
    timescale 1 ps / 1 ps
module part2_testbench();
       reg CLOCK_50, CLOCK2_50;
reg [0:0] KEY;
// I2C Audio/Video config interface
wire FPGA_I2C_SCLK;
wire FPGA_I2C_SDAT;
// Audio COPEC
       // Audio CODEC
wire AUD_XCK;
       wire AUD_DACLRCK, AUD_ADCLRCK, AUD_BCLK;
       wire AUD_ADCDAT;
wire AUD_DACDAT;
```

Page 2 of 3 Revision: DE1\_SoC

March 01, 2025 part2.v Project: DE1\_SoC

```
// Set up a simulated clock: 50 MHz
parameter CLOCK_PERIOD = 20; // default timescale 1ns/1ns
initial begin
    CLOCK_50 <= 0;
    forever #(CLOCK_PERIOD/2) CLOCK_50 <= ~CLOCK_50;
end

// Test the design.
initial begin
    KEY[0] <= 0;
    @(posedge CLOCK_50);
    KEY[0] <= 1;

    repeat(100000)
    @(posedge CLOCK_50);
    $stop; // End the simulation.
end
endmodule</pre>
```

Page 3 of 3 Revision: DE1\_SoC

**LAB5-Task3**March 01, 2025 rom\_lab5.v Project: DE1\_SoC

```
megafunction wizard: %ROM: 1-PORT%
     GENERATION: STANDARD
// VERSION: WM1.0
 // MODULE: altsyncram
/// File Name: rom_lab5.v
// Megafunction Name(s):
                         altsyncram
//
// Simulation_Library Files(s):
                       altera_mf
 THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
     17.0.0 Build 595 04/25/2017 SJ Lite Edition
//Copyright (C) 2017 Intel Corporation. All rights reserved.
//Your use of Intel Corporation's design tools, logic functions
//and other software and tools, and its AMPP partner logic
//functions, and any output files from any of the foregoing
//(including device programming or simulation files), and any
//associated documentation or information are expressly subject
//to the terms and conditions of the Intel Program License
//subscription Agreement, the Intel Quartus Prime License Agreement,
//the Intel MegaCore Function License Agreement, or other
//the Intel MegaCore Function License Agreement, or other //applicable license agreement, including, without limitation, //that your use is for the sole purpose of programming logic //devices manufactured by Intel and sold by Intel or its //authorized distributors. Places refer to the applicable
//authorized distributors. Please refer to the applicable //agreement for further details.
// synopsys translate_off
timescale 1 ps / 1 ps
// synopsys translate_on
module rom_lab5 (
       address,
       clock,
       q);
      input [15:0] address;
input clock;
output [23:0] q;
  ifndef ALTERA_RESERVED_QIS
 // synopsys translate_off
  endif
                      clock;
       tri1
  ifndef ALTERA_RESERVED_QIS
 // synopsys translate_on
      wire [23:0] sub_wire0;
wire [23:0] q = sub_wire0[23:0];
       altsyncram altsyncram_component (
                          .address_a (address),
.clock0 (clock),
                         .clock0 (clock),
.q_a (sub_wire0),
.aclr0 (1'b0),
.aclr1 (1'b0),
.address_b (1'b1),
.addressstall_a (1'b0),
.addressstall_b (1'b0),
.byteena_a (1'b1),
.byteena_b (1'b1),
.clocken0 (1'b1),
.clocken1 (1'b1),
.clocken2 (1'b1),
.clocken3 (1'b1),
                         .clocken3 (1'b1),
.data_a ({24{1'b1}}),
.data_b (1'b1),
                          .eccstatus (), .q_b (),
```

Page 1 of 3 Revision: DE1\_SoC

March 01, 2025

```
.rden_a (1'b1),
.rden_b (1'b1),
.wren_a (1'b0),
.wren_b (1'b0));
                 defparam
                                altsyncram_component.address_aclr_a = "NONE",
altsyncram_component.clock_enable_input_a = "BYPASS"
                                altsyncram_component.clock_enable_input_a = "BYPASS", altsyncram_component.clock_enable_output_a = "BYPASS", altsyncram_component.init_file = "note_data.mif", altsyncram_component.intended_device_family = "Cyclone v" altsyncram_component.lpm_hint = "ENABLE_RUNTIME_MOD=NO", altsyncram_component.lpm_type = "altsyncram", altsyncram_component.numwords a _ 48000
                                 altsyncram_component.numwords_a = 48000,
                               altsyncram_component.numwords_a = 48000,
altsyncram_component.operation_mode = "ROM",
altsyncram_component.outdata_aclr_a = "NONE",
altsyncram_component.outdata_reg_a = "CLOCKO"
altsyncram_component.widthad_a = 16,
altsyncram_component.widthad_a = 16,
altsyncram_component.widthad_a = 24
                                 altsyncram_component.width_a = 24,
                                 altsyncram_component.width_byteena_a = 1;
endmodule
                 CNX file retrieval info
  // Retrieval info: PRIVATE: ADDRESSSTALL_A NUMERIC "O"
 // Retrieval info: PRIVATE: ADDRESSSTALL_A NOMERIC
// Retrieval info: PRIVATE: AclrAddr NUMERIC "O"
// Retrieval info: PRIVATE: AclrByte NUMERIC "O"
// Retrieval info: PRIVATE: BYTE_ENABLE NUMERIC "O"
// Retrieval info: PRIVATE: BYTE_SIZE NUMERIC "8"
// Retrieval info: PRIVATE: BlankMemory NUMERIC "O"
// Retrieval info: PRIVATE: CLOCK ENABLE INPUT A NUM
// Retrieval info: PRIVATE: BlankMemory NUMERIC "O"
// Retrieval info: PRIVATE: CLOCK_ENABLE_INPUT_A NUMERIC "O"
// Retrieval info: PRIVATE: CLOCK_ENABLE_OUTPUT_A NUMERIC "O"
// Retrieval info: PRIVATE: Clken NUMERIC "O"
// Retrieval info: PRIVATE: IMPLEMENT_IN_LES NUMERIC "O"
// Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_A"
// Retrieval info: PRIVATE: INIT_TO_SIM_X NUMERIC "O"
// Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "O"
// Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "O"
  // Retrieval info: PRIVATE: JTAG_ENABLED NUMERIC "O"
// Retrieval info: PRIVATE: JTAG_ID STRING "NONE"
// Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "O"
// Retrieval info: PRIVATE: MAXIMUM_DEPTH NUMERIC "0"
// Retrieval info: PRIVATE: MIFfilename STRING "note_data.mif"
// Retrieval info: PRIVATE: NUMWORDS_A NUMERIC "48000"
// Retrieval info: PRIVATE: RAM_BLOCK_TYPE NUMERIC "2"
// Retrieval info: PRIVATE: RegAddr NUMERIC "1"
// Retrieval info: PRIVATE: RegOutput NUMERIC "1"
// Retrieval info: PRIVATE: SYNTH_WRAPPER_GEN_POSTFIX STRING "0"
// Retrieval info: PRIVATE: UseDQRAM NUMERIC "1"
// Retrieval info: PRIVATE: WidthAddr NUMERIC "0"
// Retrieval info: PRIVATE: WidthData NUMERIC "16"
// Retrieval info: PRIVATE: WidthData NUMERIC "24"
// Retrieval info: PRIVATE: rden NUMERIC "0"
// Retrieval info: LIBRARY: altera_mf_altera_mf_components.all
// Retrieval info: CONSTANT: ADDRESS_ACLR_A STRING "NONE"
// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: ADDRESS_ACLR_A STRING "NONE"
// Retrieval info: CONSTANT: CLOCK_ENABLE_INPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK_ENABLE_OUTPUT_A STRING "BYPASS"
// Retrieval info: CONSTANT: INIT_FILE STRING "note_data.mif"
// Retrieval info: CONSTANT: INTENDED_DEVICE_FAMILY STRING "Cyclone V"
// Retrieval info: CONSTANT: LPM_HINT STRING "ENABLE_RUNTIME_MOD=NO"
// Retrieval info: CONSTANT: LPM_TYPE STRING "altsyncram"
// Retrieval info: CONSTANT: NUMWORDS_A NUMERIC "48000"
// Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "ROM"
// Retrieval info: CONSTANT: OUTDATA_ACLR_A STRING "NONE"
// Retrieval info: CONSTANT: OUTDATA_REG_A STRING "CLOCKO"
// Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "16"
// Retrieval info: CONSTANT: WIDTHAD_A NUMERIC "24"
// Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
// Retrieval info: CONSTANT: WIDTH_A NUMERIC "24"
// Retrieval info: CONSTANT: WIDTH_BYTEENA_A NUMERIC "1"
// Retrieval info: USED_PORT: address 0 0 16 0 INPUT NODEFVAL "address[15..0]"
// Retrieval info: USED_PORT: q 0 0 24 0 OUTPUT NODEFVAL "q[23..0]"
// Retrieval info: CONNECT: @address_a 0 0 16 0 address 0 0 16 0
// Retrieval info: CONNECT: @clock0 0 0 0 clock 0 0 0
// Retrieval info: CONNECT: q 0 0 24 0 @q_a 0 0 24 0
// Retrieval info: GEN_FILE: TYPE_NORMAL rom_lab5.v TRUE
```

rom\_lab5.v

Project: DE1\_SoC

Page 2 of 3 Revision: DE1 SoC

March 01, 2025 rom\_lab5.v Project: DE1\_SoC

```
// Retrieval info: GEN_FILE: TYPE_NORMAL rom_lab5.inc FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL rom_lab5.cmp FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL rom_lab5.bsf FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL rom_lab5_inst.v FALSE
// Retrieval info: GEN_FILE: TYPE_NORMAL rom_lab5_bb.v TRUE
// Retrieval info: LIB_FILE: altera_mf
```

Page 3 of 3 Revision: DE1\_SoC

March 01, 2025 counter.sv Project: DE1\_SoC

```
Name: Brian Chen
    Date: 02-28-2025
   EE/CSE371 LAB5--- Digital Signal Processing (Task 2)
Device Under Test (dut) -- counter
  File Name: counter.sv
                       -----*/
module counter (clock, reset, count);
parameter N = 17;
input logic clock, reset;
output logic [N-1:0] count;
always_ff @(posedge clock or posedge reset) begin
    if (reset)
        count \leftarrow 0;
    else
        count <= count + 1;
    end
endmodule
     Testbench
/*=============*/
module counter_testbench();
parameter N = 17;
logic clk, rst;
logic [N-1:0] count;
counter dut (.clock(clk), .reset(rst), .count);
parameter CLK_Period = 100;
initial begin
    clk <= 1'b0;</pre>
    forever #(CLK_Period/2) clk <= ~clk;</pre>
end
initial begin
    rst <= 1;
    repeat(3)
    @(posedge clk);
    rst <= 0;
end
initial begin repeat(60000)
    @(posedge clk);
    $stop;
end
endmodule
```

Page 1 of 1 Revision: DE1\_SoC

# LAB5-Task3 March 01, 2025 clock\_divider.sv

Page 1 of 1 Revision: DE1\_SoC

March 01, 2025

```
Name: Brian Chen
          Date: 02-28-2025
// EE/CSE371 LAB5--- Digital Signal Processing (Task 3)
// Device under Test (dut) --- fir_filter
// File Name: fir_filter.sv
                                                                  -____*
module fir_filter #(parameter DATA_WIDTH=24, ADDR_WIDTH=3)
                              (clk, reset, wr, data_in, data_out);
       input logic clk, reset, wr;
input logic [DATA_WIDTH-1:0] data_in;
output logic [DATA_WIDTH-1:0] data_out;
        // signal declarations
       logic rd, empty, full, reset_acc;
logic [DATA_WIDTH-1:0] r_data, divided, r_data_out, sum, acc_q;
       assign rd = full; // Do not read FIFO until it becomes full. assign r_data_out = rd ? r_data : 24'b0; // This is for getting correct moving average assign divided = {{ADDR_WIDTH{data_in[DATA_WIDTH-1]}}}, data_in[DATA_WIDTH-1:ADDR_WIDTH = 1.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 | 0.00 |
        ′instantiate FIFO
       fifo #(DATA_WIDTH, ADDR_WIDTH) m1
                               (.clk, .reset, .rd, .wr, .empty, .full, .w_data(divided), .r_data(r_data));
       assign sum = divided - r_data_out;
        // Accumulator
       assign reset_acc = (empty == 0) ? 0 : 1; // reset signal for accumulator.
       assign data_out = acc_q + sum;
       always_ff @ (posedge clk or posedge reset_acc)
                  if (reset_acc)
                           acc_q <= sum;</pre>
                           acc_q <= acc_q + sum;</pre>
endmodule // fir_filter
         Testbench
 module fir_filter_testbench();
          parameter DATA_WIDTH = 24, ADDR_WIDTH = 3;
         logic clk, reset, wr;
logic [DATA_WIDTH-1:0] data_in;
logic [DATA_WIDTH-1:0] data_out;
integer i;
            ^{\prime}/ Instantiate {\sf fir\_filter.}
          fir_filter #(DATA_WIDTH, ADDR_WIDTH) dut (.*);
          // clock generator
          parameter CLK_Period = 100;
         initial begin
    clk <= 1'b0;</pre>
                    forever #(CLK_Period/2) clk <= ~clk;</pre>
          end
          // Reset stimulus
          initial begin
                    reset = 1;
repeat(1)
                                                // Assert reset
                   @(posedge clk);
reset = 0; // De-assert reset
          // Use for loop for test generation.
initial begin
                    repeat(2)
                   @(posedge clk);
wr <= 1'b1;</pre>
```

fir\_filter.sv

Project: DE1\_SoC

Page 1 of 2 Revision: DE1 SoC

Page 2 of 2 Revision: DE1\_SoC

#### LAB5-Task3 March 01, 2025

fifo.sv

Project: DE1\_SoC

```
Name: Brian Chen
      Date: 02-28-2025
     EE/CSE371 LAB5--- Digital Signal Processing (Task 3)
Device under Test (dut) --- fifo
File Name: fifo.sv
     This is form Homework 3.
/* FIFO buffer FWFT implementation for specified data and address
* bus widths based on internal register file and FIFO controller.
* Inputs: 1-bit rd removes head of buffer and 1-bit wr writes
 * w_data to the tail of the buffer.

* Outputs: 1-bit empty and full indicate the status of the buffer

* and r_data holds the value of the head of the buffer (unless empty).
module fifo #(parameter DATA_WIDTH=24, ADDR_WIDTH=3)
                    (clk, reset, rd, wr, empty, full, w_data, r_data);
    input logic clk, reset, rd, wr;
output logic empty, full;
input logic [DATA_WIDTH-1:0] w_data;
output logic [DATA_WIDTH-1:0] r_data;
     // signal declarations
logic [ADDR_WIDTH-1:0] w_addr, r_addr;
     loğic w_en;
     // enable write only when FIFO is not full
// or if reading and writing simultaneously
assign w_en = wr & (~full | rd);
    // instantiate FIFO controller and register file
fifo_ctrl #(ADDR_WIDTH) c_unit (.*);
reg_file #(DATA_WIDTH, ADDR_WIDTH) r_unit (.*);
endmodule // fifo
      Testbench
module fifo_testbench();
parameter DATA_WIDTH = 24, ADDR_WIDTH = 3;
logic clk, reset, rd, wr, empty, full;
logic [DATA_WIDTH-1:0] w_data;
logic [DATA_WIDTH-1:0]r_data;
integer i;
fifo #(DATA_WIDTH, ADDR_WIDTH) dut (.*);
parameter CLK_Period = 100;
initial begin
    clk <= 1'b0;</pre>
       forever #(CLK_Period/2) clk <= ~clk;</pre>
end
initial begin
      reset \leftarrow 1;
       repeat(1)
      @(posedge clk);
      reset \leftarrow 0;
end
initial begin
             @(negedge clk);
             {rd, wr} \leftarrow 2'b01;
             w_data <= 24 h9090ab;
             repeat(2**(ADDR_WIDTH-1))
             @(negedge clk);
             w_data <= 24'h9012cd;
repeat(2**(ADDR_WIDTH-1))
```

Revision: DE1 SoC Page 1 of 2

# LAB5-Task3 March 01, 2025

fifo.sv

Project: DE1\_SoC

@(negedge clk); {rd, wr} <= 2'b00; repeat(2) @(negedge clk); {rd, wr} <= 2'b10;
repeat(2\*\*(ADDR\_WIDTH))
@(negedge clk);</pre> {rd, wr} <= 2'b01;
w\_data <= 24'h9034ef;
repeat(2\*\*(ADDR\_WIDTH-1))</pre> @(negedge clk); {rd, wr} <= 2'b00;
repeat(2)
@(negedge clk);</pre> {rd, wr} <= 2'b10;
repeat(2\*\*(ADDR\_WIDTH-1))</pre> @(negedge clk); {rd, wr} <= 2'b01;
w\_data <= 24'h9056ca;
repeat(2\*\*(ADDR\_WIDTH-1))</pre> @(negedge clk); {rd, wr} <= 2'b10;
repeat(2\*\*(ADDR\_WIDTH-1))
@(negedge c1k);</pre> {rd, wr} <= 2'b11; w\_data <= 24'h9078db; repeat(2\*\*(ADDR\_WIDTH)) @(negedge clk); {rd, wr} <= 2'b10;
repeat(2\*\*(ADDR\_WIDTH)+3)
@(negedge c1k);</pre> \$stop; end endmodule

Page 2 of 2 Revision: DE1\_SoC

March 01, 2025 fifo\_ctrl.sv Project: DE1\_SoC

```
Name: Brian Chen
     Date: 02-28-2025
    EE/CSE371 LAB5--- Digital Signal Processing (Task 3)
Device under Test (dut) --- fifo_ctrl
File Name: fifo_ctrl.sv
    This is form Homework 3.
                      /* FIFO controller to manage a register file as a circular queue.

* Manipulates output read and write addresses based on 1-bit

* read (rd) and write (wr) requests and current buffer status
 * signals empty and full.
module fifo_ctrl #(parameter ADDR_WIDTH=3)
                       (clk, reset, rd, wr, empty, full, w_addr, r_addr);
   input logic clk, reset, rd, wr;
output logic empty, full;
output logic [ADDR_WIDTH-1:0] w_addr, r_addr;
    // signal declarations
    logic [ADDR_WIDTH-1:0] rd_ptr, rd_ptr_next;
logic [ADDR_WIDTH-1:0] wr_ptr, wr_ptr_next;
    logic empty_next, full_next;
    // output assignments
assign w_addr = wr_ptr;
    assign r_addr = rd_ptr;
    // fifo controller logic
always_ff @(posedge clk) begin
  if (reset)
            begin
                wr_ptr <= 0;
                rd_ptr <= 0;
                full
                         <= <mark>0</mark>;
                empty <= 1;
            end
        else
            begin
                wr_ptr <= wr_ptr_next;
                rd_ptr <= rd_ptr_next;
full <= full_next;
                empty <= empty_next;</pre>
            end
    end // always_ff
    // next state logic
    always_comb begin
        /\!/ default to keeping the current values
        rd_ptr_next = rd_ptr;
        wr_ptr_next = wr_ptr;
        empty_next = empty;
        full_next = full;
        case ({rd, wr})
2'b11: // read and write
                begin
                    rd_ptr_next = rd_ptr + 1'b1;
wr_ptr_next = wr_ptr + 1'b1;
                end
                    // read
(~empty)
            2'b10:
                    begir
                        rd_ptr_next = rd_ptr + 1'b1;
                        if (rd_ptr_next == wr_ptr)
                            empty_next = 1;
                        full_next = 0;
                    end
                       // write
            2'b01:
                if (~full)
                    begin
                        wr_ptr_next = wr_ptr + 1'b1;
                        empty_next = 0;
                           (wr_ptr_next == rd_ptr)
full_next = 1;
                    end
            2'b00: ; // no change
        endcase
```

March 01, 2025 fifo\_ctrl.sv Project: DE1\_SoC

end // always\_comb
endmodule // fifo\_ctrl

Page 2 of 2 Revision: DE1\_SoC

March 01, 2025 reg\_file.sv Project: DE1\_SoC

Page 1 of 1 Revision: DE1\_SoC