

Course Title:	ELECTRONNIC CIRCUITS I
Course Number:	ELE404
Semester/Year (e.g.F2016)	W2021
Instructor:	Fei Yuan
Assignment/Lab Number:	8
Assignment/Lab Title:	
Submission Date:	
Due Date:	April 18th, 2021

Student LAST Name	Student FIRST Name	Student Number	Section	Signature*
Vinayak	Vinayak	500983169	6	unnativinayaK

[&]quot;By signing above you attest that you have contributed to this written lab report and confirm that all work you have contributed to this lab report is your own work. Any suspicion of copying or plagiarism in this work will result in an investigation of Academic Misconduct and may result in a "0" on the work, an "F" in the course, or possibly more severe penalties, as well as a Disciplinary Notice on your academic record under the Student Code of Academic Conduct, which can be found online at: http://www.ryerson.ca/senate/current/pol80.pdf

Unnati Vinayak ELE404 Design Project Section 6

TABLE ON CONTENTS:

Introduction & Background	P3
Pre-lab	P4
Lab Experiment & Results	P8
Conclusion & Remarks	P10

INTRODUCTION & BACKGROUND:

The purpose of this project is to design, simulate, analyze, and implement a circuit which meets a set of specifications. The requirements are listed below:

Specifications

- Power supply: +10V relative to the ground;
- Quiescent current drawn from the power supply: no larger than 10 mA;
- No-load voltage gain (at 1 kHz): $|A_{vo}| = 50 \ (\pm 10\%)$;
- Maximum no-load output voltage swing (at 1 kHz): no smaller than 8 V peak to peak;
- Loaded voltage gain (at 1 kHz and with $R_L = 1 k\Omega$): no smaller than 90% of the no-load voltage gain;
- Maximum loaded output voltage swing (at 1 kHz and $R_L=1$ k Ω): no smaller than 4 V peak to peak;
- Input resistance (at 1 kHz): no smaller than 20 kΩ;
- · Amplifier type: inverting or non-inverting;
- Frequency response: 20 Hz to 50 kHz (-3dB response);
- Type of transistors: BIT;
- Number of transistors (stages): no more than 3;
- Resistances permitted: values smaller than 220 $k\Omega$ from the E24 series;
- Capacitors permitted: 0. 1 μ F, 1. 0 μ F, 2. 2 μ F, 4. 7 μ F, 10 μ F, 47 μ F, 100 μ F, 220 μ F;
- Other components (BJTs, diodes, Zener diodes, etc.): only from your ELE404 lab kit.

Notes:

- The output voltage must be free from distortions (clipping, etc.) in all test conditions.
- The source resistance, R_s , must be 600 Ω for all tests.

The designed amplifier must be AC-coupled for the load and the signal source, but the coupling between its intermediate stages may be of AC or DC type as per the designer's choice. There are no restrictions in terms of using NPN or PNP transistors.

Note that there is no right or wrong design, as long as the aforementioned specifications are met.

Based on the above specifications, the following circuit was designed. The value for R_S was specified to be 600Ω for all tests. The values for other resistors, capacitors, and input voltage were obtained by calculations and/or trial and error.




Figure 1: The circuit shown above is the circuit which was designed and implemented on Multism. The Pre-lab consists of the calculations done on the circuit.

PRE-LAB:

All the calculations are done in the *Pre-lab* section of the lab report. The calculations show how specific values for resistors, capacitors, and input voltages work to meet the requirements listed in the *Background & Introduction*.

The following assumptions were made for the calculations:

- 1. B = 100
- 2. $V_{BE(Sat)} = 0.7V$
- 3. $V_{CE \text{ (active)}} = 0.3V$
- 4. $I_B = 0A$

	Avo = No load
	Ay = With load.
	DESIGN PROJECT
	a) Check for Rin
	$\rightarrow R_1 R_2 = 50 \text{KD} 50 \text{KD} = Ri$
	AIN = AillRi' RE = DaKQ = Ri'
	$= (R_1 R_2) ((B+1)R_E) \qquad B = 100$
	= (50 150) ((100+1)2)
	= a511aaaa VI = 8mV(trial and emori)
	$Rn = 24.7 \text{ K}\Omega$
	1> Specification met as Rin > 20 KΩ (24-7 > 20).
	(a) and a man the state of the
	b) Voltages and currents (Q1 and Q2)
	MARKET OF BUILDING CO. MARKET ST.
	ASSUME IB = 0, then Ic = IE, VBE = 0.7 (SOH), Ucc = 10V
	These to Victorians and the second se
	$\Rightarrow VB_1 = VCC \left(\frac{R_2}{R_1 + R_2} \right) = 10V \left(\frac{550 \text{K}\Omega}{50 \text{K}\Omega + 50 \text{K}\Omega} \right) = 5V$
	UB1 = 5V
	→ VB = VBE+VE, => VE, = VB-VBE = 5V-0.7V = 4.3V
	VE. = 4.3V
	→ ICI = IEI = VE, = 4.3V = 1.95×10-4 mA
	RE 22x10312
	TC1 = IE1 = 1-95 X10-4 mA
	$\rightarrow 9m = 40Ic_1 = 40(1-95\times10^{-4}mA) = 7-8mS$
	gm=7-8
	$\rightarrow CT = \theta - 100 - 128k0 \rightarrow Vci = IcRc$
-	$\frac{1}{2} \rightarrow \Gamma \Pi = \frac{1}{8} = \frac{100}{100} = 12.8 \text{K} \Omega \qquad \Rightarrow V_{C_1} = \text{TeRc}$ $= (33 \times 10^3 \text{ g})(1.9 \times 10^3 \text{ g})$
	$rac{12.8 \text{K}}{2}$ = 4.3V
	111 -17-907


	63
	63
7.63	
	Assume 18 = 0, VB2 = VC1, IC2 = IE2
	$\rightarrow V_{E2} = V_{B2} - V_{BE}$
	= 4.31-0.71
	= 3.6V
	$\rightarrow VE_2 = 3.6V$
N. Y. J.	$\Rightarrow \text{Tc}_2 = \text{Te}_2 = \frac{3.6\text{V}}{12 \times 10^3 \Omega} = \frac{3 \times (0^{-4}\text{A} = 0.3\text{mA})}{12 \times 10^3 \Omega}$
	Tc2 = IE2 = 0.3mA
	→ 9m = 40Ic2 = 40(0.3mA) = 12mS
	$q_m = 12mS$
	- Sim is in the same of the sa
	$\neg \Gamma = B - 100 - 8.3 \text{K}\Omega$
	$ \frac{1}{2} = \frac{8}{9} = \frac{100}{12 \times 10^{-3}} = 8.3 \times \Omega $
	$T = 8.3 \text{K}\Omega$
	The Control of the Co
9	

-	
\rightarrow	Common-Emitter (gain) & VII = 9m (Rc (FII2+B(RE3 RL)) Vi 1+9mB
	= 12 [aa][(8.3+100(1a][1)]
	1 + 12(0.270)
	= 13 (18.041)
	4.24
_	= 51-0556
->	(No 100d gain) = gm2 (RE3) = (12)(12) = 0.99 1+9m2 (RE3) 1+(12)(12)
\rightarrow	(10ad gain) & 9m2 (RE311RL)
	1+9m2(RE3/1RL)
	= 10(12 1)
	1+12(12 11)
	= 0.917
	$^{\circ}_{\circ}$ Avo = 51.056 and Av = (0.917)(51.056) = 46.8
	Avo = 51.056
	Av = 46.8


•	
	a) Maximum loaded/not-loaded voltage gains
→	Max $V_0(load) = V_{CC} - (V_{B2} + V_{CF})$ = $(0V - (V_1.3V_10.3V)$ = 5.4V
	5.4>4 => maximum loaded output voltage is no smaller than 4V.
	Max Vo (no load) & Rc = 5 KD
	$V_{C_1} = R_{C_1}(I_{C_1})$ = $(5 \times 10^3)(1.95 \times 10^{-4})$ = 0.975V
	Then $VB_2 = Vc_1 = 0.95 \mp V$
	-> Max Vo (no load) = Vcc - (VBI + VCE) = 10V - (0.975V + 0.3V) = 8.725V
	8.7257> 8V => maximum no-load output voltage is no smaller than &V.
•	

LAB EXPERIMENT & RESULTS:


The Lab Experiment & Results section contains the graphs obtained from the circuit in Figure 1.




Graph 1: The following graph is for the input voltage.



Graph 2(a): This graph is for the output voltage with the load $R_L = 1k \Omega$.



Graph 2(b): The following graph is for the input voltage without the load R_{L} .



Graph 3: This magnitude graph shows that the transistor is active from 20Hz - 50kHz.

Unnati Vinayak
ELE404 Design Project
Section 6

CONCLUSION & REMARKS:

The Common Emitter (CE) Amplifier is used to amplify/increase voltage gain. Since there is an expected voltage drop, I used the CE amplifier. The calculations are shown in the Pre-lab.

The Common Collector (CC) Amplifier can take a large load while maintaining the wanted voltage gain. The CC amplifier does not depend on if there is a load or no load. It results in approximately the same voltage gain. The CC amplifier does not help increase voltage gain, but it does help maintain it.

A major source of error is in the calculations. The circuit was implemented on Multism, which means that conditions are ideal. However, the calculations consisted of rounding. Rounding a certain parameter impacted the other parameters as well; this turns into a major source of error in the project. For example, g_m , R_{in} , and node voltages were rounded in the calculations. These values were then used to calculate the voltage gain.

I found the project more challenging compared to the 7 labs. I think this is because we were required to design, implement, and analyze our own circuit to meet the specifications, whereas the labs were heavy based on using given circuits to obtain graphs and measure related parameters. However, this project was helpful as in the future knowing how to design, implement, and analyze your own circuit would be a major requirement.