

## **CENG3420**

Lab 2-1: RISC-V RV32I Assembler

Chen BAI & Yuxuan ZHAO
Department of Computer Science & Engineering
Chinese University of Hong Kong
cbai@cse.cuhk.edu.hk &
yxzhao21@cse.cuhk.edu.hk

Spring 2023

### Outline

- 1 Introduction
- 2 Introduction to RV32I
- **3** RISCV-LC Code Specifications
- 4 RISCV-LC Assembler
- **5** Lab 2-1 Assignment

# Introduction

### Introduction Overview

Use C programming language to finish lab assignments in following weeks.

- Lab 2.1 implement an RISCV-LC Assembler
- Lab 2.2 implement an RISCV-LC ISA Simulator
- Lab 3.x implement an RISCV-LC Simulator

#### **NOTICE**


Lab2 & Lab3 are challenging!
Once you have passed Lab2 & Lab3, you will be more familiar with RV32I & a basic implementation!

# Introduction Assembler & Simulator

- Assembly language symbolic (we have learned in Lab1)
- Machine language binary
- Assembler is a program that
  - turns symbols into machine instructions, e.g., riscv64-unknown-elf-as
- Simulator is a program that
  - mimics the behavior of a processor
  - usually written in high-level language, e.g., spike

# Introduction Our Lab2 & Lab3 are Inspired by LC-3b

- LC-3b: **Little Computer 3, b** version.
- Relatively simple instruction set
- Used in CS & CE teaching courses
- Developed by Yale Patt@UT & Sanjay J. Patel@UIUC





### Introduction Our Lab2 & Lab3 – RISCV-LC

#### In Lab2-2, our RV32I ISA Simulator integrates

- RISC-V 32 general-purpose registers
- 32-bit data and address
- 25+ instructions (including pseudo instructions)


In Lab3, 4 more special-purpose registers will be added:

- Program Counter (PC)
- Instruction Register (IR)
- Memory Access Register (MAR)
- Memory Data Register (MDR)

- The instruction encoding width is 32-bit.
- Each instruction is aligned with a four-byte boundary in memory.
- RV32I only manipulates integer numbers and no multiplication or division.
- Our labs are based on the official RISC-V ISA manual: https://github.com/riscv/riscv-isa-manual/releases/download/ Ratified-IMAFDQC/riscv-spec-20191213.pdf.


- Integer Computational Instructions
- Control Transfer Instructions
- Load and Store Instructions
- Memory Odering Instructions
- Environment Call and Breakpoints
- HINT Instructions

• Four core instruction formats



• Two variants of the instruction formats

31 30 25	24 2	1 20	19	15 14	12	11 8	7	6 0	
funct7	r	s2	rs1	f	unct3	ro	i	opcode	R-type
imm[1	1:0]		rs1	f	unct3	re	i	opcode	I-type
imm[11:5]	r	s2	rs1	f	unct3	imm	[4:0]	opcode	S-type
[imm[12]  imm[10:5]	r	s2	rs1	f	unct3	imm[4:1]	imm[11]	opcode	B-type
	imm[3]	31:12]				re	i	opcode	U-type
imm[20] $imm[1$	0:1]	imm[11]	imi	m[19:1	.2]	re	l	opcode	J-type



Immediate values encodings

If a value, e.g., 0xabcd, is encoded with I, S, B, U, or J format, can you write how it is encoded?

# Introduction to RV32I Integer Computational Instructions

- Integer Register-Immediate Instructions
  - addi, slti, andi, ori, xori, slli, srli, srai, lui
- Integer Register-Register Instructions
  - add, slt, and, or, xor, sll, srl, sub, sra

# Introduction to RV32I Integer Register-Immediate Instructions

31		20 19	15 14	12	11	7 6	3	0	
imi	m[11:0]	rs1	funct3		$^{\mathrm{rd}}$		$_{ m opcode}$		
	12	5	3		5		7		
I-imm	ediate[11:0]	$\operatorname{src}$	ADDI/SLT	I[U]	$\operatorname{dest}$		OP-IMM		
I-imm	ediate[11:0]	$\operatorname{src}$	ANDI/ORI	/XOR	I dest		OP-IMM		
31	25 24 20	19 15	5 14	12 11		7 6		0	
imm[11:5]			funct3		rd		opcode	Ť	
7	5	5	3	5			7		
0000000	shamt[4:0]	$\operatorname{src}$	$\operatorname{SLLI}$		dest		OP-IMM		
0000000	shamt[4:0]	$\operatorname{src}$	$\operatorname{SRLI}$		dest		OP-IMM		
0100000			SRAI		$\operatorname{dest}$		OP-IMM		
31				12 11		7 6		0	
	imm[3]	1:12]			$^{\mathrm{rd}}$		$_{ m opcode}$		
	20			5		7			
	U-immedia	ate[31:12]			dest		LUI		
	U-immedia	ate[31:12]			$\operatorname{dest}$		AUIPC		

### Introduction to RV32I Integer Register-Register Instructions

31	25	24 20	19	15 14	12 11	7	6	0
funct7		rs2	rs1	func	et3	$\operatorname{rd}$	opcode	
7		5	5	3		5	7	
0000000		src2	$\operatorname{src}1$	ADD/SL	T/SLTU	dest	OP	
0000000		$\mathrm{src}2$	$\operatorname{src}1$	AND/OI	R/XOR	$\operatorname{dest}$	OP	
0000000		${ m src}2$	src1	SLL/S	$\operatorname{SRL}$	dest	OP	
0100000		$\mathrm{src}2$	$\operatorname{src}1$	SUB/	SRA	$\operatorname{dest}$	OP	

# Introduction to RV32I Control Transfer Instructions

- Unconditional Jumps
  - jal, jalr
- Conditional Branches
  - beq, bne, blt, bge

# Introduction to RV32I Unconditional Jumps

31	30	21 20	19	12	11	7 6	0
imm[20]	imm[10:1]	imm[1	1] imn	n[19:12]	$_{\mathrm{rd}}$	opcode	9
1	10	1		8	5	7	
	offset[2	20:1]			$\operatorname{dest}$	$_{ m JAL}$	
		-					
31		20 19	15	14 12	11	7 6	0
	imm[11:0]	1	rs1	funct3	rd	opcode	9
	12	•	5	3	5	7	
	offset[11:0]	b	ase	0	$\operatorname{dest}$	JALR	

# Introduction to RV32I Conditional Branches

31	30	25	24	20	19	15	14	12	11	8	7	6		0
imm[12]	imm[10:5]		rs2		rs1		funct3		imm[4:1]		imm[11]		opcode	
1	6		5		5		3		4		1		7	
offset	[12 10:5]		src2		src1		BEQ/BNI	$\mathbf{E}$	offset	11	[4:1]		BRANCH	
offset	[12 10:5]		src2		src1		BLT[U]		offset	11	[4:1]		BRANCH	
offset	[12 10:5]		src2		$\operatorname{src}1$		BGE[U]		offset	11	[4:1]		BRANCH	

# Introduction to RV32I Load and Store Instructions

- Load
  - lb, lh, lw
- Store
  - sb, sh, sw

# Introduction to RV32I Load and Store Instructions

offset[11:5]

31

	imm[11:		rs1		funct3	rd	O	pcode		
		5		3	5		7			
offset[11:0]				base		width	$\operatorname{dest}$	$\mathbf{L}$	OAD	
	·	•								
31	25	24	20 19		15	14 12	11	7 6		0
	imm[11:5]	rs2		rs1		funct3	imm[4:0]	Oj	pcode	
	7 5			5		3	5		7	

15 14

width

offset[4:0]

12 11

7 6

STORE

20 19

 $\operatorname{src}$ 

The EEI will define whether the memory system is little-endian or big-endian. In RISC-V, endianness is byte-address invariant.

base

# RISCV-LC Code Specifications

## RISCV-LC Code Specifications

#### **NOTICE**

To make labs easy, I have added some self-defined directives.

- Label specification: no colon and one code line cannot contain only labels.
- No .data and .text directives
- Add one pseudo instruction: LA
- Add one self-customized directive: .FILL
- Add one halt instruction: HALT

# RISCV-LC Code Specifications Label specification

Label specification: no colon and one code line cannot contain only labels.

```
1     la a0, AL
2     lw a0, 0(a0)
3     blt a0, zero, L1
4 ▼ L1 addi a7, a0, 13
5     bge zero, a7, L1
```

Specification examples

# RISCV-LC Code Specifications LA pseudo instruction

Add one pseudo instruction: LA. LA is translated to two RV32I instructions: lui and addi.

Translate la to lui and addi

# RISCV-LC Code Specifications FILL self-customized instruction

.FILL is similar to .byte, .word, etc.

```
30
31 AL .FILL -2
32 BL .FILL -9
33
```

.FILL directive

# RISCV-LC Assembler


# Lab 2-1 Assignment Pre-requisites

- Learn Linux/MacOS terminal commands, and we prefer using Linux/MacOS
- Install git in your computer: sudo apt-get install git
- Learn git from the reference: https://git-scm.com/docs/gittutorial
- Learn Makefile from the reference: https://makefiletutorial.com/

# Lab 2-1 Assignment Pre-requisites

### Get Latest Updates of the Lab

- Click https://github.com/baichen318.
- Click the Follow button.
   Follow me through GitHub, so that you can see any latest updates of the lab!



# Lab 2-1 Assignment Pre-requisites – Get RISCV-LC Assembler

Please visit the website for more information:

https://github.com/baichen318/ceng3420

#### Get the RV32I Assembler

In the terminal of your computer, type these commands:

- git clone https://github.com/baichen318/ceng3420.git
- cd ceng3420
- git checkout lab2.1

### Compile (Linux/MacOS environment is suggested)

make

#### Run the assembler

• ./asm benchmarks/isa.asm isa.bin # you can check the output machine code: isa.bin if you have implemented the assembler

### Lab 2-1 Live Demo

Now, let me take a live demo – by walking through the code repo to learn the assembler.

- Know the codes organizations.
- addi example in asm.c
- add example in asm.c
- beq example in asm.c
- 1b example in asm.c

#### Finish the RV32I assembler including 25 instructions in asm.c as follows

- Integer Register-Immediate Instructions: slli, xori, srli, srai, ori, andi, lui
- Integer Register-Register Operations: sub, sll, xor, srl, sra, or, and
- Unconditional Jumps: jalr, jal
- Conditional Branches: bne, blt, bge
- Load and Store Instructions: lb, lh, lw, sb, sh, sw

These unimplemented codes are commented with Lab2-1 assignment

### Verification of Implementations

Verify your codes with these benchmarks (inside the benchmarks directory)

- isa.asm
- count10.asm
- swap.asm

Compare your output with .bin file. If both of them are the same, you are correct! A quick verification command in the terminal: make validate # generate reports inside the tools directory.

#### Submission Method:

Submit a zip file including source codes and a report after the whole lectures of Lab2 into **Blackboard**.

### Tips

Inside docs, there are three valuable documents for your reference!

- opcodes-rv32i: RV32I opcodes
- riscv-spec-20191213.pdf: RV32I specifications
- risc-v-asm-manual.pdf: RV32I assembly programming manual