



香港中文大學

The Chinese University of Hong Kong

# CENG3420

## Lab 3-2: RISC-V Litter Computer (RISC-V LC)

Chen BAI & Shixin Chen

Department of Computer Science & Engineering

Chinese University of Hong Kong

[cbai@cse.cuhk.edu.hk](mailto:cbai@cse.cuhk.edu.hk) &

[sxchen22@cse.cuhk.edu.hk](mailto:sxchen22@cse.cuhk.edu.hk)

Spring 2023

- ① Introduction
- ② RISC-V-LC Execution Model
- ③ Implementations
- ④ Lab 3-2 Assignment

# Introduction

Use C programming language to finish lab assignments in following weeks.

- Lab 2.1 – implement the RISC-V-LC Assembler
- Lab 2.2 – implement the RISC-V-LC ISA Simulator
- → Lab 3.x – implement the RISC-V-LC Simulator

### NOTICE


Lab2 & Lab3 are challenging!

Once you have passed Lab2 & Lab3, you will be more familiar with RV32I & a basic implementation!

# Introduction

Our Lab2 & Lab3 are Inspired by LC-3b

- LC-3b: **Little Computer 3, b** version.
- Relatively simple instruction set.
- Most used in teaching for CS & CE.
- Developed by Yale Patt@UT & Sanjay J. Patel@UIUC.




What will we do in Lab 3-2?

- Implement the memory-related operations: load & store.


# Introduction

## RISC-V LC



# Introduction

## RISC-V LC





# Introduction

## Finite State Machine in RISC-V-LC

- A state in RISC-V-LC is indexed by 7 bits (7 control signals, *i.e.*, J6, J5, J4, J3, J2, J1, J0).
- A state in RISC-V-LC is consist of 33 bits (33 control signals).
- A control read-only memory (ROM) stores all states.
- Control Signal Selection Logic & IR[6:0] (IRD decides the multiplexor) controls the state transition.
- There are 22 different states for RISC-V-LC.


# RISCV-LC Execution Model

### Notice

- A design with a single bus and distributed registers.
- A single memory holds both instructions and data.
- The first instruction is placed at the address 0x0.
- The data are placed at the end of all instructions.
- PC is initialized as 0x0.
- No pipeline, and no caches.

# RISCV-LC Execution Model

## The Data Structure Organization in Memory



Source codes ↔ Machine codes ↔ Organization in memory

- ①  $PC \rightarrow BUS$
- ②  $BUS \rightarrow MAR$
- ③  $PC + 4 \rightarrow PC$
- ④  $Memory[MAR] \rightarrow MDR$
- ⑤  $MDR \rightarrow BUS$
- ⑥  $BUS \rightarrow IR$
- ⑦ Generate control signals according to  $IR[6:0]$

The detail information is shown in Lab 3-1 slides.


# Implementations

# Implementations I

## Operations in One Clock Cycle

In “riscv-lc.c”:

```
/*  
 * execute a cycle  
 */  
void cycle() {  
    /*  
     * core steps  
     */  
    eval_micro_sequencer();  
    cycle_memory();  
    eval_bus_drivers();  
    drive_bus();  
    latch_datapath_values();  
  
    CURRENT_LATCHES =  
        NEXT_LATCHES;  
  
    CYCLE_COUNT++;  
}
```



Operations in one clock cycle.


In “riscv-lc.h”

```
/* Main memory */  
#define MEM_CYCLES 5  
#define BYTES_IN_MEM 0x2000000  
unsigned char MEMORY[BYTES_IN_MEM];  
/* 'MEM_VAL' saves the output of the main memory at each cycle  
   */  
int MEM_VAL;
```



# Implementations II

## Memory Specifications



Memory organization: little endian.

In “functions.c”, we select the memory operation per byte, half word, or word if “data\_size” is asserted.

```
int datasize_mux(unsigned int data_size, int funct3, int zero) {  
    if (data_size) {  
        switch(data_size) {  
            case 0:  
                return zero;  
            case 1:  
                return ~(funct3 & 0x3);  
        }  
    } else  
        return zero;  
}
```

The potential implementation:

```
// 8-bit
MEMORY [CURRENT_LATCHES.MAR] = MASK7_0 (CURRENT_LATCHES.MDR);
// 16-bit
MEMORY [CURRENT_LATCHES.MAR] = MASK7_0 (CURRENT_LATCHES.MDR);
MEMORY [CURRENT_LATCHES.MAR + 1] = MASK15_8 (CURRENT_LATCHES.MDR);
// ...
...
```

The potential implementation:

```
// 8-bit
val = sext_unit(MEMORY[CURRENT_LATCHES.MAR], 8);
// 16-bit
val = sext_unit((MEMORY[CURRENT_LATCHES.MAR + 1] << 8) + MEMORY[
    CURRENT_LATCHES.MAR], 16);
// ...
...
```

```
// LD_REG  
REGS[mask_val(CURRENT_LATCHES.IR, 11, 7)] = BUS;  
// Why do we load a register with a value from bit 7 to bit 11?
```

# Lab 3-2 Assignment

# Lab 3-2 Assignment

## Pre-requisites

- We use `git` to manager our codes, please access <https://github.com/>, and register your account.
- Click <https://github.com/baichen318>.
- Click the **Follow** button.

**Follow me through GitHub, so that you can see any latest updates of the lab!**

Product Solutions Open Source Pricing Search Sign in Sign up

Overview Repositories 12 Projects Packages Stars 35

**Chen BAI**  
baichen318

I am currently a second-year Ph.D. student at the Department of Computer Science and Engineering of The Chinese University of Hong Kong.

86 followers · 16 following

The Chinese University of Hong Kong

**Popular repositories**

- FreePDK45** (Public)  
This is the FreePDK45 V1.4 Process Development Kit for the 45 nm technology  
HTML 6 1
- boom-explorer-public** (Public)  
The open-sourced version of BOOM-Explorer  
Python 5
- vim.config** (Public)  
My own custom configurations for the Vim editor  
Vim Script 3
- Raspberry-Pi-SmartCar** (Public)  
A smart car controlled by Raspberry Pi, can recognize images through TensorFlow  
Python 1
- tvm** (Public)  
Forked from apache/tvm  
Open deep learning compiler stack for cpu, gpu and specialized accelerators  
Python 3
- chipyard** (Public)  
Forked from ucb-bar/chipyard  
An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more  
C 2

**Click the button to follow me!**

### Get RISC-V LC

- `$ git clone https://github.com/baichen318/ceng3420.git`
- `$ cd ceng3420`
- `$ git checkout lab3.2`

### Compile (Linux/MacOS environment is suggested)

- `$ make`

### Run the RISC-V LC

- `$ ./riscv-lc <uop> <*.bin> # RISC-V-LC can execute successfully if you have implemented it.`



In **riscv-lc.c**,

- Finish `cycle_memory`
- Finish `latch_datapath_values`

The unimplemented codes are commented with `Lab3-2 assignment`

### Benchmarks

Verify your codes with these benchmarks (inside the `benchmarks` directory)

- `isa.bin`
- `count10.bin`
- `swap.bin`
- `add4.bin`

### Verification

- `isa.bin` → `a3 = -18/0xffffffff` and `MEMORY[0x84 + 16] = 0xffffffff`
- `count10.bin` → `t2 = 55/0x00000037`
- `swap.bin` → `NUM1` (memory address: `0x00000034`) changes from `0xabcd` to `0x1234` and `NUM2` (memory address: `0x00000038`) changes from `0x1234` to `0xabcd`
- `add4.bin` → `BL` (memory address: `0x00000038`) changes from `-5 (0xffffffffb)` to `-1 (0xffffffff)`

### Submission Method:

Submit the zip file (including codes and a report) **after** the whole lectures of Lab3 into **Blackboard**.

### Tips

Inside `docs`, there are five valuable documents for your reference!

- `riscv-lc.pdf`
- `fsm.pdf`
- `opcodes-rv32i`: RV32I opcodes
- `riscv-spec-20191213.pdf`: RV32I specifications
- `risc-v-asm-manual.pdf`: RV32I assembly programming manual