



香港中文大學  
The Chinese University of Hong Kong

# CENG3420

## Lab 2-2: RISC-V RV32I Simulator

Chen BAI& Hongduo LIU  
Department of Computer Science & Engineering  
Chinese University of Hong Kong  
[cbai@cse.cuhk.edu.hk](mailto:cbai@cse.cuhk.edu.hk)&  
[hdliu21@cse.cuhk.edu.hk](mailto:hdliu21@cse.cuhk.edu.hk)

Spring 2023

- ① Introduction
- ② RV32I Instructions
- ③ Lab 2-2 Assignment

# Introduction

Use C programming language to finish lab assignments in following weeks.

- Lab 2.1 – implement an RISC-V-LC Assembler
- Lab 2.2 – implement an RISC-V-LC ISA Simulator
- Lab 3.x – implement an RISC-V-LC Simulator

### NOTICE

Lab2 & Lab3 are challenging!

Once you have passed Lab2 & Lab3, you will be more familiar with RV32I & a basic implementation!


### ISA Simulator

- Mimic the behavior of an instruction execution.
- ISA Simulator input: a binary file generated in Lab 2.1.

# Introduction

Our Lab2 & Lab3 are Inspired by LC-3b

- LC-3b: **Little Computer 3, b** version.
- Relatively simple instruction set.
- Most used in teaching for CS & CE.
- Developed by Yale Patt@UT & Sanjay J. Patel@UIUC.



# RV32I Instructions

- The instruction encoding width is 32-bit.
- Each instruction is aligned with a **four-byte** boundary in memory.
- RV32I only manipulates integer numbers and no multiplication or division.
- Our labs are based on the official RISC-V ISA manual:  
<https://github.com/riscv/riscv-isa-manual/releases/download/Ratified-IMAFDQC/riscv-spec-20191213.pdf>.



# RV32I Instructions

31	30	25	24	21	20	19	15	14	12	11	8	7	6	0				
funct7				rs2			rs1		funct3		rd			opcode		R-type		
imm[11:0]						rs1		funct3		rd			opcode		I-type			
imm[11:5]				rs2			rs1		funct3		imm[4:0]			opcode		S-type		
imm[12]		imm[10:5]			rs2			rs1		funct3		imm[4:1]		imm[11]		opcode		B-type
imm[31:12]										rd			opcode		U-type			
imm[20]		imm[10:1]			imm[11]		imm[19:12]			rd			opcode		J-type			

RV32I instructions base formats.

# Integer Computational Instructions

## Integer Register-Immediate Instructions

31	20 19	15 14	12 11	7 6	0
imm[11:0]	rs1	funct3	rd	opcode	
12	5	3	5	7	
I-immediate[11:0]	src	ADDI/SLTI[U]	dest	OP-IMM	
I-immediate[11:0]	src	ANDI/ORI/XORI	dest	OP-IMM	

addi, andi, ori, xori

31	25 24	20 19	15 14	12 11	7 6	0
imm[11:5]	imm[4:0]	rs1	funct3	rd	opcode	
7	5	5	3	5	7	
0000000	shamt[4:0]	src	SLLI	dest	OP-IMM	
0000000	shamt[4:0]	src	SRLI	dest	OP-IMM	
0100000	shamt[4:0]	src	SRAI	dest	OP-IMM	

slli, srli, srai

31	12 11	7 6	0
imm[31:12]	rd	opcode	
20	5	7	
U-immediate[31:12]	dest	LUI	
U-immediate[31:12]	dest	AUIPC	

lui

# Integer Computational Instructions


## Integer Register-Register Instructions

31	25 24	20 19	15 14	12 11	7 6	0
funct7	rs2	rs1	funct3	rd	opcode	
7	5	5	3	5	7	
0000000	src2	src1	ADD/SLT/SLTU	dest	OP	
0000000	src2	src1	AND/OR/XOR	dest	OP	
0000000	src2	src1	SLL/SRL	dest	OP	
0100000	src2	src1	SUB/SRA	dest	OP	


add, and, or, xor, sll, srl, sub, sra

# Control Transfer Instructions


## Jumps & Conditional Branches



jal





jalr



beq, bne, blt, bge


# Load and Store Instructions



lb, lh, lw, sb, sh, sw

# RISC-V LC ISA Simulator

Linux Terminal:



The user interface of Linux terminal

A live demo to illustrate:

- `ls`: list files/directories.
- `cd`: change the working directory.
- `rm`: remove a file.
- `mv`: move a file/rename a file.
- `cat`: show file contents.
- `file`: check the file type.
- `man`: help menu for commands.
- For more information:  
<https://ubuntu.com/tutorials/command-line-for-beginners>.



- We use `git` to manager our codes, please access <https://github.com/>, and register your account.
  - Click <https://github.com/baichen318>.
  - Click the **Follow** button.
- Follow me through GitHub, so that you can see any latest updates of the lab!**

The screenshot shows the GitHub profile of user **baichen318** (Chen BAI). The profile includes a bio stating they are a second-year Ph.D. student at The Chinese University of Hong Kong. A red circle highlights the **Follow** button, with a red arrow pointing to it and the text "Click the button to follow me!". The "Popular repositories" section lists several projects:

- FreePDK45**: This is the FreePDK45 V1.4 Process Development Kit for the 45 nm technology. (HTML, 6 stars, 1 fork)
- boom-explorer-public**: The open-sourced version of BOOM-Explorer. (Python, 5 stars)
- vim.config**: My own custom configurations for the Vim editor. (Vim Script, 3 stars)
- chipyard**: An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more. (C, 2 stars)
- Raspberry-Pi-SmartCar**: A smart car controlled by Raspberry Pi, can recognize images through TensorFlow. (Python, 1 star)

A live demo to illustrate:

- `git clone`: clone the code repository.
- `git checkout`: checkout a git branch.
- For more information:
  - <https://www.w3schools.com/git/>
  - <https://git-scm.com/docs/gittutorial>

A live demo to illustrate:

- How to compile C codes into machine codes with GCC?
  - <https://medium.com/@laura.derohan/compiling-c-files-with-gcc-step-by-step-8e78318052>
  - [https://www.wikihow.com/Compile-a-C-Program-Using-the-GNU-Compiler-\(GCC\)](https://www.wikihow.com/Compile-a-C-Program-Using-the-GNU-Compiler-(GCC))
- How to automate the compilation process with Makefile?
  - <https://makefiletutorial.com/>
  - <https://www.tutorialspoint.com/makefile/index.htm>

### Get the RISC-V LC ISA Simulator

In the terminal of your computer, use these commands:

- `git clone https://github.com/baichen318/ceng3420.git`
- `cd ceng3420`
- `git checkout lab2.2`

### Compile (Linux/MacOS environment is suggested)


- `make`

### Run the Simulator

- `./sim benchmarks/count10.bin` # the simulator can execute successfully if you have implemented it.

# RISC-V LC ISA Simulator

## Assemble & Simulate



RISC-V LC Assembler.

```
1  This program counts from 10 to 0, the result is in t2
2  # t2 = 55 / 0x00000037
3  la t0, ten
4  lw t1, 0(t0)
5  add t2, zero, zero
6  loop add t2, t2, t1
7      addi t1, t1, -1
8      bne t1, zero, loop
9      halt
10
11 ten .fill 10
```

count10.asm

Assemble

Assemble

Assemble

Assemble

```
1 0x000002b7
2 0x02028293
3 0x0002a303
4 0x000003b3
5 0x006383b3
6 0xfff30313
7 0xfe031ce3
8 0x0000707f
9 0x0000000a
```

count10.bin

Simulation

t0 = 0x20

t2 = 0


t1 == 0?

Memory[0x20] = 0xa

RISC-V LC ISA Simulator.

How to launch the simulator?

Launch the simulator using the command



A terminal window showing the execution of the RISC-V LC ISA Simulator. The prompt is `(py38) cbai@hpc1:/research/dept8/gds/cbai/ta/ceng3430$`. The command `./sim benchmarks/count10.bin` is entered and highlighted with a red box and an arrow. The output shows the simulator loading the program and then displaying a help menu. The help menu is enclosed in a blue box, and a blue arrow points to the `?/h` option. The prompt `RISC-V LC SIM >` is visible at the bottom.

```
(py38) cbai@hpc1:/research/dept8/gds/cbai/ta/ceng3430$ ./sim benchmarks/count10.bin
[INFO]: Welcome to the RISC-V LC Simulator

[INFO]: read 36 words (144 bytes) from program into memory.

RISC-V LC SIM > ?

----- RISC-V LC SIM Help -----
go          - run a program till the end
run n       - execute a program for n instructions
mdump low high - dump memory from low address to high address
rdump       - dump the register & bus values
?/h         - display the help menu
quit        - exit the simulator

RISC-V LC SIM > |
```

Help menu

An overview of the simulator.

RISC-V LC ISA simulator options:

- go: execute the program till the end.
- run n: execute the program by n instructions, *e.g.*, run 3
- mdump low high: dump the memory content, *e.g.*, mdump 0x0 0x30
- rdump: dump the registers
- h: help menu
- quit: exit the simulator



Implementation examples (in `sim.c`):

- `handle_addi`
- `handle_add`
- `handle_beq`
- `handle_lb`

# Lab 2-2 Assignment

### Finish the RISCVC LC simulator including 24 instructions in sim.c

- Integer Register-Immediate Instructions: slli, xori, srli, srai, ori, andi, lui
- Integer Register-Register Operations: sub, sll, xor, srl, sra, or, and
- Unconditional Jumps: jalr, jal
- Conditional Branches: bne, blt, bge
- Load and Store Instructions: lh, lw, sb, sh, sw

These unimplemented codes are commented with [Lab2-2 assignment](#).

.. jalr x1 204  
20  
20-1

### Benchmarks

Verify your codes with these benchmarks (inside the `benchmarks` directory)

- `isa.bin`
- `count10.bin`
- `swap.bin`
- `add4.bin`

### Verification

- `isa.bin` → `a3 = -18/0xffffffff` and `MEMORY[0x84 + 16] = 0xffffffff`
- `count10.bin` → `t2 = 55/0x00000037`
- `swap.bin` → `NUM1` (memory address: `0x00000034`) changes from `0xabcd` to `0x1234` and `NUM2` (memory address: `0x00000038`) changes from `0x1234` to `0xabcd`
- `add4.bin` → `BL` (memory address: `0x00000038`) changes from `-5 (0xffffffffb)` to `-1 (0xffffffff)`

### Submission Method

Submit one zip file into **Blackboard**, including

- The source codes zip files, i.e., lab2-1.zip, lab2-2.zip.
  - Pay attention to the submission name format, i.e., name-sid-lab2-x.zip. For example, zhangsan-1234567890-lab2-1.zip, and zhangsan-1234567890-lab2-2.zip.
- One report. (name format: name-sid-report.pdf) The report summarizes your implementations and **all screenshots of lab results** (lab 2-1 & lab2-2).
- Deadline: **23:59, 29 Mar (Wed), 2023**

### Tips

Inside `docs`, there are three valuable documents for your reference!

- `opcodes-rv32i`: RV32I opcodes
- `riscv-spec-20191213.pdf`: RV32I specifications
- `risc-v-asm-manual.pdf`: RV32I assembly programming manual