

#### **CENG3420**

Lab 3-3: RISC-V Litter Computer (RISC-V LC)

Chen BAI & Shixin Chen
Department of Computer Science & Engineering
Chinese University of Hong Kong
cbai@cse.cuhk.edu.hk &
sxchen22@cse.cuhk.edu.hk

Spring 2023

#### Outline

- Recap
- 2 RISC-V LC Execution Model
- 3 Implementations
- 4 Lab 3-3 Assignment

## Recap

#### Introduction Overview

Use C programming language to finish lab assignments in following weeks.


- Lab 2.1 implement the RISCV-LC Assembler
- Lab 2.2 implement the RISCV-LC ISA Simulator
- $\rightarrow$  Lab 3.x implement the RISCV-LC Simulator

#### **NOTICE**

Lab2 & Lab3 are challenging! Once you have passed Lab2 & Lab3, you will be more familiar with RV32I & a basic implementation!

## Introduction Our Lab2 & Lab3 are Inspired by LC-3b

- LC-3b: **Little Computer 3, b** version.
- Relatively simple instruction set.
- Most used in teaching for CS & CE.
- Developed by Yale Patt@UT & Sanjay J. Patel@UIUC.







## Introduction Lab3 Overview

What will we do in Lab 3-3?

• Implement the BUS driver & datapath.





**RISC-V LC Execution Model** 

## RISC-V LC Execution Model Intialization


	IRD $J6 \sim J0$	RESET
1	000000011100001000000000000000000000000	00000 <mark>0</mark>
2	0000000xxxx000000000000000000000000000	xxx00 <mark>0</mark>
3	0 <mark>xxxxxx0</mark> 0010000000000000000000	001010 State 2
4	0 <mark>0000010</mark> 01000001000010010000	01000 <mark>0</mark>
5	<mark>0</mark> 0000000 <mark>000000000000000000000000000</mark>	0000 <mark>0</mark>
6	0 <mark>0000111</mark> 000100001000000000000	
7	0 <mark>00000000</mark> 0000100010000000000000	000000 State 6
8	100000000000000000000000000000000000000	00000 <mark>0</mark>
9	<mark>_0</mark> 0000000 <mark>000000000000000000000000000</mark>	00000 <mark>0</mark>

## RISC-V LC Execution Model The Data Structure Organization in Memory



Source codes  $\leftrightarrow$  Machine codes  $\leftrightarrow$  Organization in memory

#### RISC-V LC Execution Model Little Endian One-Byte Addressed Memory



RISCV-LC adopts little endian byte addressed memory.

## RISC-V LC Execution Model I Example of the R-type Instruction

add a4, a2, a0


- $PC \rightarrow BUS$ 
  - In state 0, GatePC is asserted.
- BUS  $\rightarrow$  MAR
  - In state 0, LD\_MAR is asserted.
- PC  $+4 \rightarrow$  PC
  - In state 0, PCMUX is deasserted, and LD\_PC is asserted.
- State  $0 \rightarrow \text{State } 1$ 
  - In state0, we assert J0.
- Memory[MAR]  $\rightarrow$  MDR
  - In state 1, the step will take MEM\_CYCLES clocks.)
  - J0, LD\_MDR, MIO\_EN are asserted.
- State  $1 \rightarrow$  State 5
  - Once the memory finishes the read, READY is asserted automatically.

## RISC-V LC Execution Model II Example of the R-type Instruction

- J2 is asserted automatically once READY is asserted.
- MDR  $\rightarrow$  BUS
  - In state 5, J2, J1, J0 are asserted, GateMDR is asserted.
- BUS  $\rightarrow$  IR
  - In state 5, LD\_IR is asserted.
- Generate control signals according to IR[6:0]
  - In state 7, IRD is asserted.
- R-type addition: a2 + a0
  - In state 51, J6  $\sim$  J0 are deasserted, RS2En, RS1En are asserted.
- R-type addition: results write back to a4
  - In state 51, LD\_REG, GateALUSHF are asserted.
- State 51 → State 0
  - We deassert J6  $\sim$  J0 to transfer to state 0.

## Implementations

#### Implementations Repo. Organization



Repo. Organization

#### Implementations I Operations in One Clock Cycle

```
In "riscy-lc.c":
     * execute a cycle
    void cycle() {
         * core steps
        eval_micro_sequencer();
        cycle_memory();
        eval_bus_drivers();
        drive bus();
        latch datapath values();
        CURRENT LATCHES = NEXT LATCHES;
        CYCLE COUNT++;
```

## Implementations I Five Input Tristate Drivers

#### In "riscv-lc.c", function "eval\_bus\_drivers":

```
value_of_GatePC = 0;
value_of_GateMAR = 0;
value_of_GateMDR = 0;
value_of_GateALUSHF = 0;
value_of_GateRS2 = 0;
```

### Implementations I Three Intermediate Values for Data Path

In "riscv-lc.c", function "eval\_bus\_drivers":

```
int value_of_MARMUX = 0,
value_of_alu,
value_of_shift_function_unit = 0;
```

```
In "riscv-lc.c", function "eval_bus_drivers":
```

```
value of MARMUX = addr2 mux(
    get ADDR2MUX(CURRENT LATCHES.MICROINSTRUCTION),
    0.
    sext unit (mask val (CURRENT LATCHES.IR, 31, 20), 12),
    sext unit (
        s format imm gen unit (
            mask val(CURRENT LATCHES.IR, 11, 7),
            mask val (CURRENT LATCHES.IR, 31, 25)
        ),
        12
    sext unit (
        j_format_imm_gen_unit(
            mask val(CURRENT_LATCHES.IR, 31, 31),
            mask val(CURRENT LATCHES.IR, 30, 21),
            mask val(CURRENT LATCHES.IR, 20, 20),
            mask val (CURRENT LATCHES.IR, 19, 12)
```

## Implementation of value\_of\_MARMUX

```
20
) + addr1 mux(
   get_ADDR1MUX(CURRENT_LATCHES.MICROINSTRUCTION),
   0.
   CURRENT_LATCHES.PC,
   rs1_en(
        get_RS1En(CURRENT_LATCHES.MICROINSTRUCTION),
        0,
        CURRENT_LATCHES.REGS[mask_val(CURRENT_LATCHES.IR, 19,
           15)1
    sext unit (
        b_format_imm_gen_unit(
            mask val (CURRENT LATCHES.IR, 7, 7),
            mask val (CURRENT LATCHES.IR, 11, 8),
            mask val(CURRENT LATCHES.IR, 30, 25),
            mask val (CURRENT LATCHES.IR, 31, 31)
```

## Implementations III Implementation of value\_of\_MARMUX

```
),
12
)
```

```
In "riscv-lc.c", function "eval_bus_drivers":
```

```
value of alu = alu(
    mask val (CURRENT LATCHES.IR, 14, 12),
    mask val(CURRENT_LATCHES.IR, 31, 25),
    rs1 en(
        get RS1En (CURRENT LATCHES.MICROINSTRUCTION),
        0,
        CURRENT LATCHES.REGS [mask val (CURRENT LATCHES.IR, 19,
           15)1
    rs2 mux(
        get_RS2MUX(CURRENT_LATCHES.MICROINSTRUCTION),
        rs2 en(
            get RS2En (CURRENT LATCHES.MICROINSTRUCTION),
            0,
            CURRENT LATCHES.REGS[mask val(CURRENT LATCHES.IR,
                24, 20)1
```

## Implementations II Implementation of value\_of\_alu

```
sext_unit(mask_val(CURRENT_LATCHES.IR, 31, 20), 12)
);
```

### Implementations I Intermidate Variables for Bus Drivers

In "riscy-lc.c", function "drive bus":

```
int _GateMAR = get_GateMAR(CURRENT_LATCHES.MICROINSTRUCTION);
int _GateALUSHF = get_GateALUSHF(CURRENT_LATCHES.
    MICROINSTRUCTION);
```

```
MICROINSTRUCTION);
int _GatePC = get_GatePC(CURRENT_LATCHES.MICROINSTRUCTION);
int _GateRS2 = get_GateRS2(CURRENT_LATCHES.MICROINSTRUCTION);
int _GateMDR = get_GateMDR(CURRENT_LATCHES.MICROINSTRUCTION);
```

#### Implementations I Drive Bus

```
In "riscy-lc.c", function "drive bus":
    switch (( GateMDR << 4) + ( GateRS2 << 3) + ( GatePC << 2) + (</pre>
        GateALUSHF << 1) + ( GateMAR) ) {</pre>
        case 0:
             BUS = 0;
             break:
        case 1:
             error("Lab3-3, assignment: when value = 1, BUS = ?; \n")
        case 2:
             error("Lab3-3 assignment: when value = 1, BUS = ?; \n")
        case 4:
             error("Lab3-3_assignment: when value = 1, BUS = ?; \n")
        case 8:
             error("Lab3-3_assignment: when value = 1, BUS = ?; \n")
```


#### Implementations II Drive Bus

```
case 16:
    error("Lab3-3_assignment:_when_value_=_1,_BUS_=_?;\n")
;
default:
    BUS = 0;
    warn("unknown_gate_drivers_for_BUS\n");
}
```

# Lab 3-3 Assignment

## Lab 3-3 Assigment Pre-requisites

- We use git to manager our codes, please access https://github.com/, and register your account.
- Click https://github.com/baichen318.
- Click the Follow button.
   Follow me through GitHub, so that you can see any latest updates of the lab!



## Lab 3-3 Assignment Pre-requisites

#### Get RISC-V LC

- \$ git clone https://github.com/baichen318/ceng3420.git
- \$ cd ceng3420
- \$ git checkout lab3.3

#### Compile (Linux/MacOS environment is suggested)

\$ make

#### Run the RISC-V LC

• \$ ./riscv-lc <uop> <\*.bin> # RISCV-LC can execute successfully if you have implemented it.

## Lab 3-3 Assignment Assignment Content

#### In riscv-lc.c,

- Finish eval\_bus\_drivers
- Finish drive\_bus

These unimplemented codes are commented with Lab3-3 assignment.

## Lab 3-3 Assignment Verification

#### **Benchmarks**

Verify your codes with these benchmarks (inside the benchmarks directory)

- isa.bin
- count10.bin
- swap.bin
- add4.bin

#### Verification

- isa.bin  $\rightarrow$  a3 = -18/0xffffffee and MEMORY[0x84 + 16] = 0xffffffee
- count10.bin  $\rightarrow$  t2 = 55/0x00000037
- swap.bin  $\rightarrow$  NUM1 (memory address: 0x00000034) changes from 0xabcd to 0x1234 and NUM2 (memory address: 0x00000038) changes from 0x1234 to 0xabcd
- add4.bin  $\rightarrow$  BL (memory address: 0x00000038) changes from -5 (0xfffffffb) to -1 (0xffffffff)

## Lab 3-3 Assignment Submission

#### **Submission Method:**

Submit one zip file into Blackboard, including

- Three source codes zip files (the entire riscv-lc source codes with your implementations).
  - Your implementations of the source codes, *i.e.*, three riscv-lc.c source codes for three parts of Lab 3, and your *uop* should be renamed. The source codes are renamed to name-sid-lab3-1.c, name-sid-lab3-2.c, name-sid-lab3-3.c, and name-sid-uop.c (*e.g.*, zhangsan-1234567890-lab3-1.c, zhangsan-1234567890-lab3-2.c, *etc.*).
- One report. (name format: name-sid-lab3.pdf) The report ONLY includes screenshots (or console results) of all Lab 3 results, *i.e.*, the results of Lab 3-1, Lab 3-2, and Lab 3-3.

Deadline: 23:59, 3 May. (Wed)

## Lab 3-3 Assignment Tips

#### Tips

Inside docs, there are five valuable documents for your reference!

- riscv-lc.pdf
- fsm.pdf
- opcodes-rv32i: RV32I opcodes
- riscv-spec-20191213.pdf: RV32I specifications
- risc-v-asm-manual.pdf: RV32I assembly programming manual