

Signal Name	Power Plane	During Reset ¹⁸	Immediately after Reset ¹⁸	S4/S5	Deep Sx
VRALERT# 15	Primary	Undriven	Undriven	Undriven	OFF
WAKE# 13	DSW	Undriven	Undriven	Undriven	Undriven/Internal Pull-down

Notes: 1. Driven High during S0 and driven Low during S0i3 when all criteria for assertion are met.

- 2. SLP_S4# is driven low in S4/S5.
- 3. SLP_S5# is driven high in S4, driven low in S5.
- 4. In non-Deep Sx mode, pin is driven low.
- 5. Based on wake events and Intel® CSME state, SUSPWRDNACK is always '0' while in M0 or M3, but can be driven to '0' or '1' while in Moff state. SUSPWRDNACK is the default mode of operation. If Deep Sx is supported, then subsequent boots will default to SUSWARN#.
- 6. The pin requires glitch-free output sequence. The pad should only be pulled low momentarily when the corresponding buffer power supply is not stable.
- 7. Based on wake event and Intel CSME state.
- 8. Pull-down is configurable and can be enabled in Deep Sx state; refer to DSX_CFG register for more details.
- 9. When platform enters Deep Sx, the SLP_S4# and SLP_S5# pin will retain the value it held prior to Deep Sx
- 10. Internal weak pull-down resistor is enabled during power sequencing.
- 11. The CORE_VID pins defaults to '1' and will be driven to '1' to reflect that voltage will support 1.8 V. The VID able to change to 1.8 V/ 3.3 V based on the CPU and the state.
- 12. Pin state is a function of whether the platform is configured to have Intel CSME on or off in Sx.
- 13. Output High-Z, not glitch free.
- 14. Output High-Z, glitch free with ~1 k Pull-down during respective power sequencing
- 15. Output High-Z, not glitch free.
- 16. Output High-Z, glitch free with $\sim\!20$ k Pull-down during respective power sequencing.
- 17. Output High-Z, glitch free with ~20 k Pull-up during respective power sequencing.
- 18. Reset reference for primary well pins is RSMRST#, DSW well pins is DSW_PWROK, and RTC well pins is RTCRST#.
- 19.Sx can be optionally be high when RSMRST# is high and the buffer moves to its native mode at which point it will become low.

January 2023 Datasheet, Volume 1 of 2 Doc. No.: 765585, Rev.: 001



23.0 Real Time Clock (RTC)

The PCH contains a real-time clock functionally compatible with the Motorola* MC146818B. The real-time clock has 256 bytes of battery-backed RAM. The real-time clock performs two key functions:

- Keep track of the time of day
- Store system data even when the system is powered down as long as the RTC power well is powered

The RTC operates on a 32.768 kHz oscillating source and a 3 V battery or system battery if configured by design as the source.

The RTC also supports two lockable memory ranges. By setting bits in the configuration space, two 8-byte ranges can be locked to read and write accesses. This prevents unauthorized reading of passwords or other system security information.

The RTC also supports a date alarm that allows for scheduling a wake up event up to month in advance.

Table 66. Acronyms

Acronyms	Description	
BCD	Binary Coded Decimal	
CMOS	Complementary Metal Oxide Semiconductor. A manufacturing process used to produce electronics circuits, but in reference to RTC is used interchangeably as the RTC's RAM i.e. clearing CMOS meaning to clear RTC RAM.	
ESR	Equivalent Series Resistance. Resistive element in a circuit such as a clock crystal.	
GPI	General Purpose Input	
РРМ	Parts Per Million. Used to provide crystal accuracy or as a frequency variation indicator.	
RAM	Random Access Memory	

23.1 Signal Description

Name	Туре	Description		
RTCX1	I	Crystal Input 1: This signal is connected to the 32.768 kHz crystal (max 50K Ohm ESR). If no external crystal is used, then RTCX1 can be driven with the desired clock rate. Maximum voltage allowed on this pin is 1.5 V.		
RTCX2	0	Crystal Input 2: This signal is connected to the 32.768 kHz crystal (max 50K Ohm ESR). If no external crystal is used, then RTCX2 must be left floating.		
RTCRST#	I	RTC Reset: When asserted, this signal resets register bits in the RTC well.		
	, i	continued		