MAX14930-MAX14932, MAX14130-MAX14131

General Description

The MAX14930–MAX14932 are a family of 4-channel, 2.75kV $_{RMS}$ and 3.75kV $_{RMS}$ digital isolators utilizing Maxim's proprietary process technology. The MAX14130–MAX14131 are 4-channel 1kV $_{RMS}$ digital isolators in smaller footprint QSOP packages. For applications requiring 5kV $_{RMS}$ of isolation, see the MAX14934–MAX14936. The MAX14930–MAX14932 family transfers digital signals between circuits with different power domains at ambient temperatures up to +125°C.

The MAX14930–MAX14932 family offers all three possible unidirectional channel configurations to accommodate any 4-channel design; including SPI, RS-232, RS-485, and digital I/O applications. For applications requiring bidirectional channels, such as I²C, see the MAX14933.

Devices are available with data rates from DC up to 1Mbps, 25Mbps, or 150Mbps. Each device is also available in either a default high or default low configuration. The default is the state an output goes to when its input is unpowered. See the <u>Ordering Information and Selector Guide</u> for the suffixes associated with each option.

Independent 1.71V to 5.5V supplies on each side of the isolator also make the devices suitable for use as level translators.

The MAX14930–MAX14932 are available in both a 16-pin wide body (10.3mm x 7.5mm) and narrow body (9.9mm x 3.9mm) SOIC package. The MAX14130–MAX14131 are available in a 16-pin (6mm x 5mm) QSOP package. All devices are rated for operation at ambient temperatures of -40°C to +125°C.

Ordering Information and Selector Guide appears at end of data sheet.

Functional Diagram

4-Channel, $1kV_{RMS}$, $2.75kV_{RMS}$, and $3.75kV_{RMS}$ Digital Isolators

Benefits and Features

- Robust Galvanic Isolation of Digital Signals
 - Withstands up to 3.75kV_{RMS} for 60s (V_{ISO}) (MAX14930–MAX14932)
 - Continuously Withstands 443V_{RMS} (V_{IOWM}) (MAX14930–MAX14932)
 - 630Vp Repetitive Peak Voltage (V_{IORM}) (MAX14930–MAX14932)
 - Withstands ±10kV Surge per IEC 61000-4-5
 - Interfaces Directly with Most Micros and FPGAs
 - Accepts 1.71V to 5.5V Supplies
- Many Options Support Broad Applications
 - 3 Data Rates (1Mbps, 25Mbps, 150Mbps)
 - 3 Channel Direction Configuration
 - 2 Output Default States (High or Low)
 - 3 Packages (3.8mm, 4mm, 8mm Creepage and Clearance)
- Low Power Consumption at High Data Rates At 1.8V:
 - 2.5mA per Channel Typical at 1Mbps
 - 5.25mA per Channel Typical at 100Mbps At 3.3V:
 - · 2.6mA per Channel Typical at 1Mbps
 - 7.1mA per Channel Typical at 100Mbps


Safety Regulatory Approvals

(see Safety Regulatory Approvals)

- UL According to UL1577
- cUL According to CSA Bulletin 5A
- VDE 0884-10

Applications

- Fieldbus Communications for Industrial Automation
- Isolated SPI, RS-232, RS-485/RS-422
- General Multichannel Isolation Applications
- Battery Management
- Medical Systems





MAX14930-MAX14932, MAX14130-MAX14131

4-Channel, 1kV_{RMS}, 2.75kV_{RMS}, and 3.75kV_{RMS} Digital Isolators

Absolute Maximum Ratings

V _{DDA} to GNDA, V _{DDB} to GNDB	0.3V to +6V
INA_, ENA to GNDA	0.3V to +6V
INB_, ENB to GNDB	0.3V to +6V
OUTA_ to GNDA	0.3V to $(V_{DDA} + 0.3V)$
OUTB_ to GNDB	0.3V to $(V_{DDB} + 0.3V)$
Short-Circuit Duration	
(OUTA_ to GNDA, OUTB_ to GNDB)Continuous

Continuous Power Dissipation ($T_A = +70^{\circ}C$)	
Wide SOIC (derate 14.1mW/°C above +70°C	c) 1126.8mW
Narrow SOIC (derate 13.3mW/°C above +70	°C)1066.7mW
QSOP (derate 9.6mW/°C above +70°C)	771.5mW
Operating Temperature Range	
Maximum Junction Temperature	+150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10s)	
Soldering Temperature (reflow)	+260°C

Package Thermal Characteristics (Note 1)

Wide SOIC
Junction-to-Ambient Thermal Resistance (θ _{JA})71°C/W
Junction-to-Case Thermal Resistance (θ _{JC})23°C/W
QSOP

Junction-to-Ambient Thermal Resistance (θ_{JA})103.7°C/W
Junction-to-Case Thermal Resistance (θ _{JC})37°C/W

Narrow SOIC

Junction-to-Ambient Thermal Resistance (θ _{JA})	.75°C/W
Junction-to-Case Thermal Resistance (θ_{JC})	.24°C/W

Note 1: Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to www.maximintegrated.com/thermal-tutorial.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC Electrical Characteristics

 $(V_{DDA} - V_{GNDA} = +1.71V \text{ to } +5.5V, V_{DDB} - V_{GNDB} = +1.71V \text{ to } +5.5V, C_L = 15pF, T_A = -40^{\circ}C \text{ to } +125^{\circ}C, unless otherwise noted.}$ Typical values are at $V_{DDA} - V_{GNDA} = +3.3V, V_{DDB} - V_{GNDB} = +3.3V, V_{GNDA} = V_{GNDB}, T_A = +25^{\circ}C, unless otherwise noted.)$ (Note 2)

PARAMETER	SYMBOL	CONDITIONS		TYP	MAX	UNITS
POWER SUPPLY						
Operating Supply Voltage	V _{DDA}	Relative to GNDA	1.71		5.5	V
	V _{DDB}	Relative to GNDB	1.71		5.5	V
Undervoltage Lockout Threshold	V _{UVLO} _	V _{DD} _ rising	1.45	1.58	1.71	V
Undervoltage Lockout Threshold Hysteresis	V _{UVLO} _ HYST			50		mV

DC Electrical Characteristics (continued)

 $(V_{DDA}-V_{GNDA}=\pm 1.71 \text{V to }\pm 5.5 \text{V}, V_{DDB}-V_{GNDB}=\pm 1.71 \text{V to }\pm 5.5 \text{V}, C_L=15 \text{pF}, T_A=-40 ^{\circ}\text{C to }\pm 125 ^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at $V_{DDA}-V_{GNDA}=\pm 3.3 \text{V}, V_{DDB}-V_{GNDB}=\pm 3.3 \text{V}, V_{GNDA}=V_{GNDB}, T_A=\pm 25 ^{\circ}\text{C}, \text{ unless otherwise noted.})$ (Note 2)

PARAMETER	SYMBOL	CON	DITIONS	MIN	TYP	MAX	UNITS
			V _{DDA} = 5V		1.2	1.9	
		500kHz	V _{DDA} = 3.3V		1.2	1.9	
		square wave	V _{DDA} = 2.5V		1.2	1.9	
			V _{DDA} = 1.8V		1.1	1.9	
			V _{DDA} = 5V		2.1	2.7	
	l	12.5MHz	V _{DDA} = 3.3V		2	2.7	
	I _{DDA}	square wave (Note 3)	V _{DDA} = 2.5V		2	2.7	
		,	V _{DDA} = 1.8V		2	2.6	
			V _{DDA} = 5V		5	6.6	
		50MHz square wave (Note 3)	V _{DDA} = 3.3V		4.6	6.1	- mA
			V _{DDA} = 2.5V		4.5	6.0	
Supply Current (MAX14x30_)			V _{DDA} = 1.8V		4.5	6.0	
Supply Guitelit (MAX 14X30_)		500kHz	V _{DDB} = 5V		8.1	11.2	
			V _{DDB} = 3.3V		7.9	11.1	
		square wave	V _{DDB} = 2.5V		7.9	11.0	
			V _{DDB} = 1.8V		7.7	10.8	
			V _{DDB} = 5V		12.8	15.9	
	.	12.5MHz	V _{DDB} = 3.3V		11.1	14.2	
	I _{DDB}	square wave (Note 3)	V _{DDB} = 2.5V		10.2	13.4	
		(**************************************	V _{DDB} = 1.8V		9.4	12.4	1
			V _{DDB} = 5V		27.2	35.4	
		50MHz	V _{DDB} = 3.3V		21.7	27.8)
		square wave (Note 3)	V _{DDB} = 2.5V		17.6	23.0	
		(11010 0)	V _{DDB} = 1.8V		14.4	18.9	

DC Electrical Characteristics (continued)

 $(V_{DDA}-V_{GNDA}=\pm 1.71 \text{V to }\pm 5.5 \text{V}, V_{DDB}-V_{GNDB}=\pm 1.71 \text{V to }\pm 5.5 \text{V}, C_L=15 \text{pF}, T_A=-40 ^{\circ}\text{C to }\pm 125 ^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at $V_{DDA}-V_{GNDA}=\pm 3.3 \text{V}, V_{DDB}-V_{GNDB}=\pm 3.3 \text{V}, V_{GNDA}=V_{GNDB}, T_A=\pm 25 ^{\circ}\text{C}, \text{ unless otherwise noted.})$ (Note 2)

PARAMETER	SYMBOL	CONI	DITIONS	MIN	TYP	MAX	UNITS
			V _{DDA} = 5V		3.4	5.3	
		500kHz	$V_{DDA} = 3.3V$		3.3	5.3	
		square wave	V _{DDA} = 2.5V		3.3	5.3	
			V _{DDA} = 1.8V		3.2	5.1	
			V _{DDA} = 5V		5.6	7.1	
	look		V _{DDA} = 3.3V		5	6.6	
	I _{DDA}		V _{DDA} = 2.5V		4.7	6.4	
		(Note 3) $V_{DDA} = 1.8V$	V _{DDA} = 1.8V		4.5	6.1	
			V _{DDA} = 5V		12.4	16.0	
		50MHz square wave (Note 3)	$V_{DDA} = 3.3V$		10.1	13.0	- mA
			V _{DDA} = 2.5V		9.1	11.6	
Supply Current (MAX14x31_)			V _{DDA} = 1.8V		8.2	10.4	
Supply Current (MAX 14X31_)		500kHz	V _{DDB} = 5V		6.5	9.2	
			V _{DDB} = 3.3V		6.4	9.1	
		VDDA = 2.5V 3.3 VDDA = 2.5V 3.2 VDDA = 5V 5.6 VDDA = 3.3V 5 VDDA = 3.3V 4.7 VDDA = 1.8V 4.5 VDDA = 5V 12.4 VDDA = 3.3V 10.1 VDDA = 2.5V 9.1 VDDA = 1.8V 8.2 VDDB = 5V 6.5 VDDB = 3.3V 6.4 SOURHZ square wave (Note 3) VDDB = 5V 10.3 VDDB = 5V 10.3 VDDB = 3.3V 8.9 VDDB = 2.5V 8.2 VDDB = 5V 22.7 VDDB = 3.3V 17.7 VDDB = 3.3V 17.7 VDDB = 3.3V 17.7 VDDB = 2.5V 14.7				9.1	
			V _{DDB} = 1.8V		6.2	8.9	
			10.3	12.8			
	l		$V_{DDB} = 3.3V$		8.9	11.6	
	I _{DDB}	· '	V _{DDB} = 2.5V		8.2	11.0	
			V _{DDB} = 1.8V		7.6	10.3	
			V _{DDB} = 5V		22.7	29.1	
			V _{DDB} = 3.3V		17.7	23.0	
		1 '	V _{DDB} = 2.5V		14.7	19.4	
		(1.1.1.0.0)	V _{DDB} = 1.8V		11.9	15.9	

DC Electrical Characteristics (continued)

 $(V_{DDA}-V_{GNDA}=\pm 1.71 \text{V to }\pm 5.5 \text{V}, V_{DDB}-V_{GNDB}=\pm 1.71 \text{V to }\pm 5.5 \text{V}, C_L=15 \text{pF}, T_A=-40 ^{\circ}\text{C to }\pm 125 ^{\circ}\text{C}, \text{ unless otherwise noted.}$ Typical values are at $V_{DDA}-V_{GNDA}=\pm 3.3 \text{V}, V_{DDB}-V_{GNDB}=\pm 3.3 \text{V}, V_{GNDA}=V_{GNDB}, T_A=\pm 25 ^{\circ}\text{C}, \text{ unless otherwise noted.})$ (Note 2)

PARAMETER	SYMBOL	CONI	DITIONS	MIN	TYP	MAX	UNITS
			V _{DDA} = 5V		5.2	7.2	
		500kHz	V _{DDA} = 3.3V		5.2	7.2	
		square wave	V _{DDA} = 2.5V		5.2	7.2	
			V _{DDA} = 1.8V		5	7.0	
			V _{DDA} = 5V		8.2	10.0	
	look	12.5MHz square wave	V _{DDA} = 3.3V		7.2	9.1	
	I _{DDA}	(Note 3)	V _{DDA} = 2.5V		6.7	8.7	
		V _{DDA} = 1.8V	6.3	8.2			
			V _{DDA} = 5V		18	18.6	
		50MHz square wave (Note 3)	V _{DDA} = 3.3V		14.2	15.1	mA
			V _{DDA} = 2.5V		12.3	13.6	
Supply Current (MAX14932_)			V _{DDA} = 1.8V		10.5	12.1	
Supply Current (MAX 14932_)		500kHz	V _{DDB} = 5V		5.2	7.2	
			V _{DDB} = 3.3V		5.2	7.2	
		square wave	V _{DDB} = 2.5V		5.2	7.2	
			V _{DDB} = 1.8V		5	7.0	
			V _{DDB} = 5V		8.2	10.0	
	l	12.5MHz square wave	V _{DDB} = 3.3V		7.2	9.1	1
	I _{DDB}	(Note 3)	V _{DDB} = 2.5V		6.7	8.7	
			V _{DDB} = 1.8V		6.3	8.2	
			V _{DDB} = 5V		18	18.6	
		50MHz	V _{DDB} = 3.3V		14.2	15.1	
		square wave (Note 3)	V _{DDB} = 2.5V		12.3	13.5	
		()	V _{DDB} = 1.8V		10.5	12.1	

DC Electrical Characteristics (continued)

 $(V_{DDA}-V_{GNDA}=+1.71V\ to\ +5.5V,\ V_{DDB}-V_{GNDB}=+1.71V\ to\ +5.5V,\ C_{L}=15pF,\ T_{A}=-40^{\circ}C\ to\ +125^{\circ}C,\ unless\ otherwise\ noted.$ Typical values are at $V_{DDA}-V_{GNDA}=+3.3V,\ V_{DDB}-V_{GNDB}=+3.3V,\ V_{GNDA}=V_{GNDB},\ T_{A}=+25^{\circ}C,\ unless\ otherwise\ noted.)$ (Note 2)

PARAMETER	SYMBOL	CON	NDITIONS	MIN	TYP	MAX	UNITS
LOGIC INPUTS AND OUTPUTS	I	1					
Input High Voltage	V	ENA, INA_ relative	e to GNDA	0.7 x V _{DDA}			V
Input High Voltage	V _{IH}	ENB, INB_ relative	e to GNDB	0.7 x V _{DDB}			V
		ENA, INA_	$1.71 \text{V} \le \text{V}_{\text{DDA}} \le 1.89 \text{V}$			0.6	
Input Low Voltage	V _{IL}	relative to GNDA	$2.25V \le V_{DDA} \le 5.5V$			0.8	V
Imput Low Voltage	VIL.	ENB, INB_	$1.71V \le V_{DDB} \le 1.89V$			0.6	v
		relative to GNDB	$2.25V \le V_{\text{DDB}} \le 5.5V$			8.0	
		V _{INA} relative to GNDA or V _{INB} relative to GNDB	MAX1493_A/D		410		_ mV
Input Hysteresis	V _{HYS}		MAX1493_B/E		410		
Imput Hysteresis			MAX1493_C/F, MAX1413_F		80		
Input Leakage Current	ΙL	V _{INA} = 0 or V _{DD} , V _{INB} = 0 or V _{DD}		-1		+1	μA
Input Capacitance	C _{IN}	INA_, INB_, f = 1M	1Hz		2		pF
EN_ Pullup Current	I _{PU}			-4	-2.3	-1	μA
Outout Valtage High		V _{OUTA} relative to GNDA, I _{OUTA} = -4mA (Note 4)		V _{DDA} - 0.4			V
Output Voltage High	V _{OH}	V _{OUTB} relative to GNDB, I _{OUTB} = -4mA (Note 4)		V _{DDB} - 0.4			V
Output Valtaga Laur	V	V _{OUTA} relative to GNDA, I _{OUTA} = 4mA (Note 4)				0.4	V
Output Voltage Low	V _{OL}	V _{OUTB} relative to I _{OUTB} = 4mA (No				0.4	V

Dynamic Electrical Characteristics (MAX1493_A/D)

 $(V_{DDA} - V_{GNDA} = +1.71 \text{V to } +5.5 \text{V}, V_{DDB} - V_{GNDB} = +1.71 \text{V to } +5.5 \text{V}, C_L = 15 \text{pF}, T_A = -40 ^{\circ}\text{C to } +125 ^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{DDA} - V_{GNDA} = +3.3 \text{V}, V_{DDB} - V_{GNDB} = +3.3 \text{V}, V_{GNDA} = V_{GNDB}, T_A = +25 ^{\circ}\text{C}, \text{ unless otherwise noted.)}$ (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
INPUT AND OUTPUT CHANNEL	.S	•					
Common-Mode Transient Immunity	CMTI	IN = GND_	IN = GND_ or V _{DD} _(Note 5)		25		kV/µs
Maximum Data Rate	DR _{MAX}			1			Mbps
Minimum Pulse Width	PW _{MIN}	INA_ to OUT	B_, INB_ to OUTA_			1	μs
Glitch Rejection		INA_ to OUT	B_, INB_ to OUTA_		32		ns
		INA_ to	$4.5V \le V_{DDA}, V_{DDB} \le 5.5V$		38.2	54.1	
		OUTB_,	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$		38.7	54.6	
	t _{PLH}	INB_ to OUTA_,	$2.25V \le V_{DDA}, V_{DDB} \le 2.75V$		39.7	55.6	
Propagation Delay (Figure 1)		$C_L = 15pF$	1.71V ≤ V _{DDA} , V _{DDB} ≤ 1.89V		42.9	58.4	
		INA_ to	4.5V ≤ V _{DDA} , V _{DDB} ≤ 5.5V		38.6	55.3	ns
		OUTB_,	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$		38.9	55.6	
	t _{PHL}	INB_ to	$2.25V \le V_{DDA}, V_{DDB} \le 2.75V$		39.8	56.1	
		OUTA_, $C_L = 15pF$	1.71V ≤ V _{DDA} , V _{DDB} ≤ 1.89V		42.3	60.2	
Pulse-Width Distortion		ltpLH - tpHLl	4.5V ≤ V _{DDA} , V _{DDB} ≤ 5.5V		0.4	4.5	ns
	PWD		$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$		0.2	4.3	
	PWD		2.25V ≤ V _{DDA} , V _{DDB} ≤ 2.75V		0.1	3.9	
			1.71V ≤ V _{DDA} , V _{DDB} ≤ 1.89V		0.6	4.7	
		$4.5V \le V_{DDA}, V_{DDB} \le 5.5V$				26.6	
	.	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$				26.6	ns
	tSPLH	2.25V ≤ V _{DDA} , V _{DDB} ≤ 2.75V				26.6	
Propagation Delay Skew		1.71V ≤ V _{DD}	1.71V ≤ V _{DDA} , V _{DDB} ≤ 1.89V			26.9	
Part-to-Part (Same Channel)		4.5V ≤ V _{DDA} , V _{DDB} ≤ 5.5V				27.9	
		$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$				27.7	
	tSPHL	2.25V ≤ V _{DDA} , V _{DDB} ≤ 2.75V				27.6	
		1.71V ≤ V _{DDA} , V _{DDB} ≤ 1.89V				29.7	
		4.5V ≤ V _{DDA}	, V _{DDB} ≤ 5.5V			6.7	
			, V _{DDB} ≤ 3.6V			6.7	
	tscslh		_A , V _{DDB} ≤ 2.75V			6.7	
Propagation Delay Skew			_A , V _{DDB} ≤ 1.89V			6.7	
Channel-to-Channel (Same Direction)		<u> </u>	, V _{DDB} ≤ 5.5V			6.7	ns
5.1.00.10.11/			, V _{DDB} ≤ 3.6V			6.7	
	tscshl	2.25V ≤ V _{DD}	_A , V _{DDB} ≤ 2.75V			6.7	
		1.71V ≤ V _{DDA} , V _{DDB} ≤ 1.89V				6.7	

4-Channel, $1kV_{RMS}$, $2.75kV_{RMS}$, and $3.75kV_{RMS}$ Digital Isolators

Dynamic Electrical Characteristics (MAX1493_A/D) (Continued)

 $(V_{DDA} - V_{GNDA} = +1.71 \text{V to } +5.5 \text{V}, V_{DDB} - V_{GNDB} = +1.71 \text{V to } +5.5 \text{V}, C_L = 15 \text{pF}, T_A = -40 ^{\circ}\text{C to } +125 ^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{DDA} - V_{GNDA} = +3.3 \text{V}, V_{DDB} - V_{GNDB} = +3.3 \text{V}, V_{GNDA} = V_{GNDB}, T_A = +25 ^{\circ}\text{C}, \text{ unless otherwise noted.)}$ (Notes 2, 3)

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
		4.5V ≤ V _{DDA} ,	$4.5V \le V_{DDA}, V_{DDB} \le 5.5V$			26.6	
	1	3.0V ≤ V _{DDA} ,	V _{DDB} ≤ 3.6V			26.6	
	tscolh	2.25V ≤ V _{DD}	₄ , V _{DDB} ≤ 2.75V			26.6	
Propagation Delay Skew		1.71V ≤ V _{DD}	₄ , V _{DDB} ≤ 1.89V			26.9	no
Channel-to-Channel (Opposing Direction)		4.5V ≤ V _{DDA} ,	V _{DDB} ≤ 5.5V			27.9	ns
,	t	3.0V ≤ V _{DDA} ,	V _{DDB} ≤ 3.6V			27.7	
	tscohl	2.25V ≤ V _{DD}	_A , V _{DDB} ≤ 2.75V			27.6	
		1.71V ≤ V _{DD}	₄ , V _{DDB} ≤ 1.89V			29.7	
Rise Time (Figure 1)		OUTA /	4.5V ≤ V _{DDA} , V _{DDB} ≤ 5.5V		2		
	+_	OUTB_, 10% to 90%, C _L = 15pF	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$		2		ns
	t _R		2.25V ≤ V _{DDA} , V _{DDB} ≤ 2.75V		2		
			1.71V ≤ V _{DDA} , V _{DDB} ≤ 1.89V		2		
	+_	OUTA_/ OUTB_, 90% to 10%, C _L = 15pF	$4.5V \le V_{DDA}, V_{DDB} \le 5.5V$		2		
Fall Time (Figure 1)			$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$		2		ns
r all Time (Figure 1)	t _F		2.25V ≤ V _{DDA} , V _{DDB} ≤ 2.75V		2		113
			1.71V ≤ V _{DDA} , V _{DDB} ≤ 1.89V		2		
		ENA to	$4.5V \le V_{DDA}, V_{DDB} \le 5.5V$			5.1	
Enable to Data Valid	t _{EN}	OUTA_, ENB to	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$			5.5	ns
Litable to Bata valid	EN	OUTB_,	2.25V ≤ V _{DDA} , V _{DDB} ≤ 2.75V			6.7	113
		C _L = 15pF	1.71V ≤ V _{DDA} , V _{DDB} ≤ 1.89V			16.3	
		ENA to	$4.5V \le V_{DDA}, V_{DDB} \le 5.5V$			2.7	
Enable to Three-State	t _{TRI}	OUTA_, ENB to	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$			4.4	- ns
	'IKI	OUTB_,	2.25V ≤ V _{DDA} , V _{DDB} ≤ 2.75V			7.0	
		C _L = 15pF	1.71V ≤ V _{DDA} , V _{DDB} ≤ 1.89V			11.7	

Dynamic Electrical Characteristics (MAX1493_B/E)

 $(V_{DDA} - V_{GNDA} = +1.71 \text{V to } +5.5 \text{V}, V_{DDB} - V_{GNDB} = +1.71 \text{V to } +5.5 \text{V}, C_L = 15 \text{pF}, T_A = -40 ^{\circ}\text{C to } +125 ^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{DDA} - V_{GNDA} = +3.3 \text{V}, V_{DDB} - V_{GNDB} = +3.3 \text{V}, V_{GNDA} = V_{GNDB}, T_A = +25 ^{\circ}\text{C}, \text{ unless otherwise noted.)}$ (Notes 2, 3)

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS
INPUT AND OUTPUT CHANNELS							
Common-Mode Transient Immunity	CMTI	IN = GND_	IN = GND_ or V _{DD_} (Note 5)		25		kV/µs
Maximum Data Rate	DR _{MAX}			25			Mbps
Minimum Pulse Width	PW _{MIN}	INA_ to OUTB_, INB_ to OUTA_				40	ns
Glitch Rejection		INA_ to OUTB	INA_ to OUTB_, INB_ to OUTA_		15		ns
		INA_ to	$4.5V \le V_{DDA}, V_{DDB} \le 5.5V$		20.9	27.5	
	+	OUTB_, INB_ to	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$		21.4	28.7	
	^t PLH	OUTA_,	$2.25V \le V_{DDA}, V_{DDB} \le 2.75V$		22.4	31.2	
Propagation Dolay (Figure 1)		C _L = 15pF	1.71V ≤ V _{DDA} , V _{DDB} ≤ 1.89V		25.7	36.9	no
Propagation Delay (Figure 1)		INA_ to	$4.5V \le V_{DDA}, V_{DDB} \le 5.5V$		21.1	28.8	ns
		OUTB_,	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$		21.5	29.8	
	^t PHL	INB_ to OUTA_,	2.25V ≤ V _{DDA} , V _{DDB} ≤ 2.75V		22.3	31.9	
		C _L = 15pF	1.71V ≤ V _{DDA} , V _{DDB} ≤ 1.89V		24.9	37.4	
Pulse-Width Distortion	PWD	t _{PLH} - t _{PHL}	4.5V ≤ V _{DDA} , V _{DDB} ≤ 5.5V		0.2	2.6	- ns
			3.0V ≤ V _{DDA} , V _{DDB} ≤ 3.6V		0.1	2.6	
			2.25V ≤ V _{DDA} , V _{DDB} ≤ 2.75V		0.1	2.4	
			1.71V ≤ V _{DDA} , V _{DDB} ≤ 1.89V		0.7	3.2	
		4.5V ≤ V _{DDA} , V			11.7		
		3.0V ≤ V _{DDA} , V _{DDB} ≤ 3.6V				11.5	
	tSPLH	2.25V ≤ V _{DDA} , V _{DDB} ≤ 2.75V				11.3	
Propagation Delay Skew		1.71V ≤ V _{DDA} , V _{DDB} ≤ 1.89V				13.6	
Part-to-Part (Same Channel)		$4.5V \le V_{DDA}, V_{DDB} \le 5.5V$				9.8	ns
		3.0V ≤ V _{DDA} , V				9.8	
	tsphl		V _{DDB} ≤ 2.75V			11.1	1
		1.71V ≤ V _{DDA} , V _{DDB} ≤ 1.89V				14.4	1
		4.5V ≤ V _{DDA} , V				3	
		3.0V ≤ V _{DDA} , V				3	
	t _{SCSLH}		V _{DDB} ≤ 2.75V			3	
Propagation Delay Skew Channel-			V _{DDB} ≤ 1.89V			3	ns
to-Channel		4.5V ≤ V _{DDA} , V				3	
(Same Direction)		3.0V ≤ V _{DDA} , V				3	
	t _{SCSHL}					3	
		$2.25V \le V_{DDA}, V_{DDB} \le 2.75V$				3	-
		v = v DDA	$1.71V \le V_{DDA}, V_{DDB} \le 1.89V$				

Dynamic Electrical Characteristics (MAX1493_B/E) (Continued)

 $(V_{DDA} - V_{GNDA} = +1.71 \text{V to } +5.5 \text{V}, V_{DDB} - V_{GNDB} = +1.71 \text{V to } +5.5 \text{V}, C_L = 15 \text{pF}, T_A = -40 ^{\circ}\text{C to } +125 ^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{DDA} - V_{GNDA} = +3.3 \text{V}, V_{DDB} - V_{GNDB} = +3.3 \text{V}, V_{GNDA} = V_{GNDB}, T_A = +25 ^{\circ}\text{C}, \text{ unless otherwise noted.)} \text{ (Notes 2, 3)}$

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS	
		4.5V ≤ V _{DDA} , \	V _{DDB} ≤ 5.5V			11.7		
	1	3.0V ≤ V _{DDA} , \	V _{DDB} ≤ 3.6V			11.5		
	t _{SCOLH}	2.25V ≤ V _{DDA} ,	V _{DDB} ≤ 2.75V			11.3]	
Propagation Delay Skew Channel		1.71V ≤ V _{DDA} ,	V _{DDB} ≤ 1.89V			13.6]	
to Channel (Opposing Direction)		4.5V ≤ V _{DDA} , \	/ _{DDB} ≤ 5.5V			9.8	ns	
	+ · · ·	3.0V ≤ V _{DDA} , \	V _{DDB} ≤ 3.6V			9.8]	
	t _{SCOHL}	2.25V ≤ V _{DDA} ,	V _{DDB} ≤ 2.75V			11.1]	
		1.71V ≤ V _{DDA} ,	V _{DDB} ≤ 1.89V			14.4		
		OUTA /	4.5V ≤ V _{DDA} , V _{DDB} ≤ 5.5V		2			
Rise Time (Figure 1)		OUTB_,	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$		2		ns	
Trise fille (Figure 1)	t _R	10% to 90%,	$2.25V \le V_{DDA}, V_{DDB} \le 2.75V$		2		115	
		C _L = 15pF	1.71V ≤ V _{DDA} , V _{DDB} ≤ 1.89V		2			
		OUTA /	4.5V ≤ V _{DDA} , V _{DDB} ≤ 5.5V		2		ns	
Fall Time (Figure 1)	t-	OUTB_,	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$		2			
Tall Tille (Figure 1)	t _F	90% to 10%,	$2.25V \le V_{DDA}, V_{DDB} \le 2.75V$		2			
		C _L = 15pF	1.71V ≤ V _{DDA} , V _{DDB} ≤ 1.89V		2			
		ENA to	4.5V ≤ V _{DDA} , V _{DDB} ≤ 5.5V			5.1]	
Enable to Data Valid	+	OUTA_, ENB to	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$			5.5	ns	
Enable to Data Valid	t _{EN}	OUTB_,	$2.25V \le V_{DDA}, V_{DDB} \le 2.75V$			6.7	115	
		CL= 15pF	1.71V ≤ V _{DDA} , V _{DDB} ≤ 1.89V			16.3		
		ENA to	4.5V ≤ V _{DDA} , V _{DDB} ≤ 5.5V			2.7		
Enable to Three-State	t	OUTA_, ENB to	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$			4.4	ns	
Litable to Tillee-State	t _{TRI}	OUTB_, C _L = 15pF	$2.25V \le V_{DDA}, V_{DDB} \le 2.75V$			7.0		
			1.71V ≤ V _{DDA} , V _{DDB} ≤ 1.89V			11.7		

Dynamic Electrical Characteristics (MAX1493_C/F, MAX1413_F)

 $(V_{DDA} - V_{GNDA} = +1.71 \text{V to } +5.5 \text{V}, V_{DDB} - V_{GNDB} = +1.71 \text{V to } +5.5 \text{V}, C_L = 15 \text{pF}, T_A = -40 ^{\circ}\text{C to } +125 ^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{DDA} - V_{GNDA} = +3.3 \text{V}, V_{DDB} - V_{GNDB} = +3.3 \text{V}, V_{GNDA} = V_{GNDB}, T_A = +25 ^{\circ}\text{C}, \text{ unless otherwise noted.)}$ (Notes 2, 3)

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
INPUT AND OUTPUT CHANNE	LS	•					
Common-Mode Transient Immunity	CMTI	IN = GND_	or V _{DD} _(Note 5)		25		kV/μs
Maximum Data Rate	DR _{MAX}			150			Mbps
Minimum Pulse Width	PW _{MIN}	INA_ to OUTE	B_, INB_ to OUTB_			6.67	ns
		INA_ to	4.5V ≤ V _{DDA} , V _{DDB} ≤ 5.5V		5.1	7.5	
		OUTB_,	3.0V ≤ V _{DDA} , V _{DDB} ≤ 3.6V		5.2	8.1	
	t _{PLH}	INB_ to OUTA_,	$2.25V \le V_{DDA}, V_{DDB} \le 2.75V$		5.8	9.7	
Propagation Dolay (Figure 1)		C _L = 15pF	1.71V ≤ V _{DDA} , V _{DDB} ≤ 1.89V		8.1	14	ne
Propagation Delay (Figure 1)		INA_ to	$4.5V \le V_{DDA}, V_{DDB} \le 5.5V$		4.9	7.4	ns
	+	OUTB_, INB_ to	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$		5.3	8.3	
	t _{PHL}	OUTA_,	$2.25V \le V_{DDA}, V_{DDB} \le 2.75V$		5.9	10.2	
		C _L = 15pF	1.71V ≤ V _{DDA} , V _{DDB} ≤ 1.89V		8.2	14.9	
Pulse-Width Distortion			$4.5V \le V_{DDA}, V_{DDB} \le 5.5V$		0.2	1	
	PWD	t _{PLH} - t _{PHL}	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$		0.1	1	ns
	FVVD		$2.25V \le V_{DDA}, V_{DDB} \le 2.75V$		0.1	1	
			$1.71V \le V_{DDA}, V_{DDB} \le 1.89V$		0.1	1	
		4.5V ≤ V _{DDA} ,			3.0		
	t	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$				3.3	ns
	tsplh	$2.25V \le V_{DDA}, V_{DDB} \le 2.75V$				4.3	
Propagation Delay Skew Part-		1.71V ≤ V _{DDA} , V _{DDB} ≤ 1.89V				7.1	
to-Part (Same Channel)		4.5V ≤ V _{DDA} , V _{DDB} ≤ 5.5V				2.8	115
	topuu	$3.0V \le V_{DDA}$	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$			3.4	
	tSPHL	2.25V ≤ V _{DDA}	2.25V ≤ V _{DDA} , V _{DDB} ≤ 2.75V			4.6	
		1.71V ≤ V _{DDA}	_A , V _{DDB} ≤ 1.89V			7.9	
		$4.5V \le V_{DDA}$	V _{DDB} ≤ 5.5V			0.9	
	tooouu	$3.0V \le V_{DDA}$	V _{DDB} ≤ 3.6V			1.2	
Propagation Delay Skew Channel-to-Channel	tscslh	2.25V ≤ V _{DDA}	A, V _{DDB} ≤ 2.75V			1.4	
		1.71V ≤ V _{DDA} , V _{DDB} ≤ 1.89V				1.6	ne
(Same Direction)		$4.5V \le V_{DDA}$	V _{DDB} ≤ 5.5V			0.9	ns
. ,	tocar	$3.0V \le V_{DDA}$	V _{DDB} ≤ 3.6V			1.2	
	tscshl	2.25V ≤ V _{DDA}	A, V _{DDB} ≤ 2.75V			1.4	
		1.71V ≤ V _{DDA}	_A , V _{DDB} ≤ 1.89V			1.6	

Dynamic Electrical Characteristics (MAX1493_C/F, MAX1413_F)) (continued)

 $(V_{DDA} - V_{GNDA} = +1.71 \text{V to } +5.5 \text{V}, V_{DDB} - V_{GNDB} = +1.71 \text{V to } +5.5 \text{V}, C_L = 15 \text{pF}, T_A = -40 ^{\circ}\text{C to } +125 ^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } V_{DDA} - V_{GNDA} = +3.3 \text{V}, V_{DDB} - V_{GNDB} = +3.3 \text{V}, V_{GNDA} = V_{GNDB}, T_A = +25 ^{\circ}\text{C}, \text{ unless otherwise noted.)}$ (Notes 2, 3)

PARAMETER	SYMBOL		CONDITIONS	MIN	TYP	MAX	UNITS	
		4.5V ≤ V _{DDA} , V _D	_{DDB} ≤ 5.5V			3		
		3.0V ≤ V _{DDA} , V _D	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$			3.3		
	tscolh	2.25V ≤ V _{DDA} , V	' _{DDB} ≤ 2.75V			4.3		
Propagation Delay Skew Channel-to-Channel (Opposing		1.71V ≤ V _{DDA} , V	_{DDB} ≤ 1.89V			7.1	ns	
Direction)		4.5V ≤ V _{DDA} , V _D	_{DDB} ≤ 5.5V			2.8	115	
,	t	$3.0V \le V_{DDA}, V_{DDA}$	_{DDB} ≤ 3.6V			3.4		
	t _{SCOHL}	2.25V ≤ V _{DDA} , V	′ _{DDB} ≤ 2.75V			4.6		
		1.71V ≤ V _{DDA} , V	' _{DDB} ≤ 1.89V			7.9		
		OUTA /	4.5V ≤ V _{DDA} , V _{DDB} ≤ 5.5V		2			
Rise Time (Figure 1)	to	OUTB_,	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$		2		ne	
Trise Time (Figure 1)	t _R	10% to 90%, C _L = 15pF	2.25V ≤ V _{DDA} , V _{DDB} ≤ 2.75V		2		ns	
			1.71V ≤ V _{DDA} , V _{DDB} ≤ 1.89V		2			
		OUTA /	4.5V ≤ V _{DDA} , V _{DDB} ≤ 5.5V		2		ns	
Fall Time (Figure 1)	t _F	OUTB_, 90% to 10%,	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$		2			
Tall Tille (Figure 1)			2.25V ≤ V _{DDA} , V _{DDB} ≤ 2.75V		2			
		C _L = 15pF	1.71V ≤ V _{DDA} , V _{DDB} ≤ 1.89V		2			
			$4.5V \le V_{DDA}, V_{DDB} \le 5.5V$			5.1		
Enable to Data Valid	ten	ENA to OUTA_, ENB to OUTB ,	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$			5.5	7	
Litable to Data valid	t _{EN}	$C_1 = 15pF$	2.25V ≤ V _{DDA} , V _{DDB} ≤ 2.75V			6.7 ns		
			1.71V ≤ V _{DDA} , V _{DDB} ≤ 1.89V			16.3		
			4.5V ≤ V _{DDA} , V _{DDB} ≤ 5.5V			2.7		
Enable to Three-State	t _{TRI}	ENA to OUTA_, ENB to OUTB ,	$3.0V \le V_{DDA}, V_{DDB} \le 3.6V$			4.4	ns	
Lilable to Tillee-State	ЧRI	$C_{l} = 15pF$	2.25V ≤ V _{DDA} , V _{DDB} ≤ 2.75V			7.0] 113	
			V _{DDA} , V _{DDB} ≤ 1.89V			11.7	<u> </u>	
		$V_{DDA}, V_{DDB} = 5$.0V		140			
Peak Eye Diagram Jitter	Turono	V_{DDA} , $V_{DDB} = 3$.3V		130		ps	
Tour Lye Diagram sitter	T _{JIT(PK)}	$V_{DDA}, V_{DDB} = 2$.5V		140			
		V_{DDA} , $V_{DDB} = 1$.8V		160			

ESD Protection

PARAMETER	SYMBOL	CONDITIONS		TYP	MAX	UNITS
ESD		Human Body Model, all pins		±4		kV

Note 2: All devices are 100% production tested at $T_A = +125^{\circ}C$. Specifications over temperature are guaranteed by design.

Note 3: Not production tested. Guaranteed by design.

Note 4: All currents into the device are positive. All currents out of the device are negative.

Note 5: CMTI is the maximum sustainable common-mode voltage slew rate while maintaining the correct output. CMTI applies to both rising and falling common-mode voltage edges. Tested with the transient generator connected between GNDA and GNDB (VCM = 1000V).

Safety Regulatory Approvals

ш

The MAX14930-MAX14932 are certified under UL1577. For more details, refer to file E351759.

Rated up to 3750V_{RMS} isolation voltage for single protection.

cUL (Equivalent to CSA notice 5A)

The MAX14930–MAX14932 are certified up to 3750V_{RMS} for single protection. For more details, refer to file 351759.

VDE

The MAX14930 - MAX14932 iare certified to DIN V VDE V 0884-10 (VDE V 0884-10): 2006-12. For details, see file ref. 5015017-4880-0001/217630/EC22/SCT. Basic Insulation, Maximum Transient Isolation Voltage $4600V_{PK}$, Maximum Working Voltage $443V_{RMS}$

IEC Insulation Testing

TUV

The MAX14930-MAX14932 are tested under TUV.

IEC 60950-1: Up to 630VP (443V_{RMS}) working voltage for basic insulation.

IEC 61010-1 (ed. 3): Up to 443V_{RMS} working voltage for basic insulation. For details, see Technical Report number 095-72100581-100.

IEC 60601-1 (ed. 3): For details, see Technical Report number 095-72100581-200.

Basic Insulation 1 MOOP, 630V_{PK} (443V_{RMS})

Withstand Isolation Voltage for 60s (Viso) 2750V_{RMS}

MAX14930-MAX14932 Insulation Characteristics

PARAMETER	SYMBOL	CONDITIONS	VALUE	UNITS
Partial Discharge Test Voltage	V _{PR}	Method B1 = V _{IORM} x 1.875 (t = 1s, partial discharge < 5pC)	1182	V _P
Maximum Repetitive Peak Isolation Voltage	V _{IORM}		630	V _P
Maximum Working Isolation Voltage	V _{IOWM}		443	V _{RMS}
Maximum Transient Isolation Voltage	V _{IOTM}	t = 1s	4600 and 6000	V _P
Maximum Withstand Isolation Voltage	V _{ISO}	f _{SW} = 60Hz, duration = 60s (Note 7)	2750 and 3750	V _{RMS}
Maximum Surge Isolation Voltage	V _{IOSM}	Basic insulation 1.2/50µs pulse	10	kV
Insulation Resistance	R _S	T _A = +150°C, V _{IO} = 500V	> 1012	Ω
Barrier Capacitance Input to Output (Note 6)	CIO	f _{SW} = 1MHz	2	pF
Minimum Crooners Distance	CPG	Wide SOIC	8	
Minimum Creepage Distance	CPG	Narrow SOIC	4	mm
Minimum Classes Biotones	CL D	Wide SOIC	8	
Minimum Clearance Distance	CLR	Narrow SOIC	4	mm
Internal Clearance		Distance through insulation	0.015	mm
Comparative Tracking Resistance Index	CTI	Material Group II (IEC 60112)	575	
Climatic Category			40/125/21	
Pollution Degree (DIN VDE 0110, Table 1)			2	

Note 6. Capacitance is measured with all pins on side A and side B tied together.

MAX14130-MAX14131 Insulation Characteristics

PARAMETER	SYMBOL	CONDITIONS	VALUE	UNITS
Partial Discharge Test Voltage	V _{PR}	Method B1 = V _{IORM} x 1.875 (t = 1s, partial discharge < 5pC)	795	V _P
Maximum Repetitive Peak Isolation Voltage	V _{IORM}		424	V _P
Maximum Working Isolation Voltage	V _{IOWM}		300	V _{RMS}
Maximum Transient Isolation Voltage	V _{IOTM}	t = 1s	1700	V _P
Maximum Withstand Isolation Voltage	V _{ISO}	(Note 8)	1000	V _{RMS}
Maximum Surge Isolation Voltage	V _{IOSM}	IEC 61000-4-5, 1.2/50μs	4	kV
Insulation Resistance	R _S	T _A = +150°C V _{IO} = 500V	> 1012	Ω
Barrier Capacitance Input to Output (Note 6)	CIO	f _{SW} = 1MHz	2	pF
Minimum Creepage Distance	CPG	QSOP	3.8	mm
Minimum Clearance Distance	CLR	QSOP	3.8	mm
Internal Clearance		Distance through insulation	0.015	mm
Comparative Tracking Resistance Index	CTI	Material Group II (IEC 60112)	563	
Climatic Category			40/125/21	
Pollution Degree (DIN VDE 0110, Table 1)			2	

Note 7. MAX14930–MAX14932: Product is qualified at VISO for 60s and 100% production tested at 120% of VISO for 1s. **Note 8.** MAX14130–MAX14131: VISO is production tested at $720V_{RMS}$ for 1 sec and Guaranteed by Design for $1kV_{RMS}$.







Figure 1. Test Circuit (A) and Timing Diagram (B)


Typical Operating Characteristics


 $(V_{DDA} - V_{GNDA} = +3.3V, V_{DDB} - V_{GNDB} = +3.3V, V_{GNDA} = V_{GNDB}, T_{A} = +25$ °C, unless otherwise noted.)

























Pin Configurations




Pin Description

	PIN				VOLTAGE
MAX14x30	MAX14x31	MAX14932	NAME	FUNCTION	RELATIVE TO
1	1	1	VDDA	Power Supply. Bypass VDDA with a 0.1µF ceramic capacitor as close as possible to the pin.	GNDA
2, 8	2, 8	2, 8	GNDA	Ground Reference for Side A	_
3	3	3	INA1	Logic Input 1 on Side A. INA1 corresponds to OUTB1.	GNDA
4	4	4	INA2	Logic Input 2 on Side A. INA2 corresponds to OUTB2.	GNDA
5	5	_	INA3	Logic Input 3 on Side A. INA3 corresponds to OUTB3.	GNDA
6	_	_	INA4	Logic Input 4 on Side A. INA4 corresponds to OUTB4.	GNDA
7	_	_	I.C.	Internally Connected. Leave unconnected or connect to GNDA or VDDA.	_
_	6	5	OUTA1	Logic Output 1 on Side A	GNDA
_	_	6	OUTA2	Logic Output 2 on Side A	GNDA
_	7	7	ENA	Active-High Enable for Side A. ENA has an internal 2μA pullup to VDDA.	GNDA
9, 15	9, 15	9, 15	GNDB	Ground Reference for Side B	_
10	10	10	ENB	Active-High Enable for Side B. ENB has an internal 2µA pullup to VDDB.	GNDB
11	_	_	OUTB4	Logic Output 4 on Side B	GNDB
_	11	12	INB1	Logic Input 1 on Side B. INB1 corresponds to OUTA1.	GNDB
_	_	11	INB2	Logic Input 2 on Side B. INB2 corresponds to OUTA2.	GNDB
12	12	_	OUTB3	Logic Output 3 on Side B	GNDB
13	13	13	OUTB2	Logic Output 2 on Side B	GNDB
14	14	14	OUTB1	Logic Output 1 on Side B	GNDB
16	16	16	VDDB	Power Supply. Bypass VDDB with a 0.1µF ceramic capacitor as close as possible to the pin.	GNDB

Typical Operating Circuit



Typical Operating Circuit (continued)



MAX14930-MAX14932, MAX14130-MAX14131

4-Channel, 1kV_{RMS}, 2.75kV_{RMS}, and 3.75kV_{RMS} Digital Isolators

Detailed Description

MAX14930-MAX14932 The MAX14130and MAX14131 are a family of 4-channel digital isolators. The MAX14930-MAX14932 family transfers digital signals between circuits with different power domains. The devices are rated for up to 3.75kV_{RMS} isolation voltage for 60 seconds. The MAX14130-MAX14131 are rated for up to 1kV_{RMS} isolation voltage for 60 seconds. This family of digital isolators offers lowpower operation, high electromagnetic interference (EMI) immunity, and stable temperature performance through Maxim's proprietary process technology. The devices isolate different ground domains and block high-voltage/ high-current transients from sensitive or human interface circuitry.

The devices offer three unidirectional channel configurations for design convenience. The MAX14x30 features four channels transferring digital signals in one direction for applications such as isolated digital I/O. The MAX14x31 has three channels transmitting data in one direction and one channel transmitting in the opposite direction, making it ideal for applications such as isolated SPI and RS-485 communication. The MAX14932 provides further design flexibility with two channels in each direction for isolated RS-232 or other applications.

Devices are available with data rates from DC up to 1Mbps (A/D versions), 25Mbps (B/E versions), or 150Mbps (C/F versions). Each device can also be ordered with default-high or default-low outputs. This is the state an output will go to when the input side of the device is unpowered.

The devices have two supply inputs, V_{DDA} and V_{DDB} , that independently set the logic levels on either side of the device. V_{DDA} and V_{DDB} are referenced to GNDA and GNDB, respectively. The MAX14930–MAX14932 family also features a refresh circuit to ensure output accuracy when an input remains in the same state indefinitely.

Digital Isolation

The MAX14930–MAX14932 family provides galvanic isolation for digital signals that are transmitted between two ground domains. Up to $630V_{PEAK}$ of continuous isolation is supported, as well as transient differences of up o $3.75kV_{RMS}$ for up to 60 seconds. The MAX14130–MAX14131 family provides galvanic isolation for digital signals that are transmitted between two ground domains. Up to $424V_{PEAK}$ of continuous isolation is supported, as well as transient differences of up to $1kV_{RMS}$ for up to 60 seconds.

Level Shifting

The wide supply voltage range of both V_{DDA} and V_{DDB} allows the MAX14930–MAX14932 and MAX14130–MAX14131 family to be used for level translation in addition to isolation. V_{DDA} and V_{DDB} can be independently set to any voltage from 1.71V to 5.5V. The supply voltage sets the logic level on the corresponding side of the isolator.

Unidirectional Channels

Each channel of the MAX14930–MAX14932 and MAX14130–MAX14131 is unidirectional; it only passes data in one direction, as indicated in the functional diagram. Each device features four unidirectional channels that operate independently with guaranteed data rates from DC up to 1Mbps (A/D versions), 25Mbps (B/E versions), or 150Mbps (C/F versions). The output driver of each channel is push-pull, eliminating the need for pullup resistors. The outputs are able to drive both TTL and CMOS logic inputs.

Startup and Undervoltage Lockout

The V_{DDA} and V_{DDB} supplies are both internally monitored for undervoltage conditions. Undervoltage events can occur during power-up, power-down, or during normal operation due to a sagging supply voltage. When an undervoltage condition is detected on either supply, all outputs go to their default states regardless of the status of the inputs (Table 1). Figure 2 through Figure 5 show the behavior of the outputs during power-up and power-down.

Table 1. Output Behavior Function Table

VIN	VDDA	VDDB	ENA	ENB	VOUTA	Vouтв
1	Powered	Powered	1	1	1	1
'		Powered	0	0	Hi-Z	Hi-Z
0	Doworod	Doward	1	1	0	0
0	Powered	Powered	0	0	Hi-Z	Hi-Z
V	Lindonialtono	Daywarad	1	1	Default	Default
X	Undervoltage	Powered	0	0	Hi-Z	Hi-Z
	Downsed	Liedensites -	1	1	Default	Default
X	Powered	Undervoltage	0	0	Hi-Z	Hi-Z

Note: EN_ = 0 (Hi-Z Mode) takes precedence over the default value.




Figure 2. Undervoltage Lockout Behavior (MAX1493_ A/B/C High)




Figure 4. Undervoltage Lockout Behavior (MAX1493_ D/E/F, MAX1413_F High)




Figure 3. Undervoltage Lockout Behavior (MAX1493_ A/B/C Low)




Figure 5. Undervoltage Lockout Behavior (MAX1493_ D/E/F, MAX1413_F Low)

MAX14930-MAX14932, MAX14130-MAX14131

4-Channel, 1kV_{RMS}, 2.75kV_{RMS}, and 3.75kV_{RMS} Digital Isolators

Applications Information

Power-Supply Sequencing

The MAX14930–MAX14932 and MAX14130–MAX14131 do not require special power-supply sequencing. The logic levels are set independently on either side by V_{DDA} and V_{DDB} . Each supply can be present over the entire

specified range regardless of the level or presence of the other supply.

Power-Supply Decoupling

To reduce ripple and the chance of introducing data errors, bypass V_{DDA} and V_{DDB} with $0.1\mu F$ ceramic capacitors to GNDA and GNDB, respectively. Place the bypass capacitors as close to the power-supply input pins as possible.

Ordering Information and Selector Guide

PART	CHANNEL CONFIGURATION	DATA RATE (Mbps)	OUTPUT	ISOLATION VOLTAGE (kV _{RMS})	TEMP RANGE	PIN-PACKAGE
MAX14930AASE+	4/0	1	Default High	2.75	-40°C to +125°C	16 Narrow SOIC
MAX14930AAWE+	4/0	1	Default High	2.75	-40°C to +125°C	16 Wide SOIC
MAX14930BASE+	4/0	25	Default High	2.75	-40°C to +125°C	16 Narrow SOIC
MAX14930BAWE+	4/0	25	Default High	2.75	-40°C to +125°C	16 Wide SOIC
MAX14930CASE+	4/0	150	Default High	2.75	-40°C to +125°C	16 Narrow SOIC
MAX14930CAWE+	4/0	150	Default High	2.75	-40°C to +125°C	16 Wide SOIC
MAX14930DASE+	4/0	1	Default Low	2.75	-40°C to +125°C	16 Narrow SOIC
MAX14930DAWE+	4/0	1	Default Low	2.75	-40°C to +125°C	16 Wide SOIC
MAX14930EASE+	4/0	25	Default Low	2.75	-40°C to +125°C	16 Narrow SOIC
MAX14930EAWE+	4/0	25	Default Low	2.75	-40°C to +125°C	16 Wide SOIC
MAX14930FASE+	4/0	150	Default Low	2.75	-40°C to +125°C	16 Narrow SOIC
MAX14930FASE+CZ0	4/0	150	Default Low	3.75	-40°C to +125°C	16 Narrow SOIC
MAX14930FAWE+	4/0	150	Default Low	2.75	-40°C to +125°C	16 Wide SOIC
MAX14931AASE+	3/1	1	Default High	2.75	-40°C to +125°C	16 Narrow SOIC
MAX14931AAWE+	3/1	1	Default High		-40°C to +125°C	16 Wide SOIC
MAX14931BASE+	3/1	25	Default High	2.75	-40°C to +125°C	16 Narrow SOIC
MAX14931BAWE+	3/1	25	Default High		-40°C to +125°C	16 Wide SOIC
MAX14931CASE+	3/1	150	Default High	2.75	-40°C to +125°C	16 Narrow SOIC
MAX14931CAWE+	3/1	150	Default High	2.75	-40°C to +125°C	16 Wide SOIC
MAX14931DASE+	3/1	1	Default Low	2.75	-40°C to +125°C	16 Narrow SOIC
MAX14931DAWE+	3/1	1	Default Low	2.75	-40°C to +125°C	16 Wide SOIC
MAX14931EASE+	3/1	25	Default Low	2.75	-40°C to +125°C	16 Narrow SOIC
MAX14931EAWE+	3/1	25	Default Low	2.75	-40°C to +125°C	16 Wide SOIC
MAX14931FASE+	3/1	150	Default Low	2.75	-40°C to +125°C	16 Narrow SOIC
MAX14931FASE+CZ1	3/1	150	Default Low	3.75	-40°C to +125°C	16 Narrow SOIC
MAX14931FAWE+	3/1	150	Default Low	2.75	-40°C to +125°C	16 Wide SOIC
MAX14932AASE+	2/2	1	Default High	2.75	-40°C to +125°C	16 Narrow SOIC
MAX14932AAWE+	2/2	1	Default High	2.75	-40°C to +125°C	16 Wide SOIC
MAX14932BASE+	2/2	25	Default High	2.75	-40°C to +125°C	16 Narrow SOIC
MAX14932BAWE+	2/2	25	Default High	2.75	-40°C to +125°C	16 Wide SOIC
MAX14932CASE+	2/2	150	Default High	2.75	-40°C to +125°C	16 Narrow SOIC
MAX14932CAWE+	2/2	150	Default High	2.75	-40°C to +125°C	16 Wide SOIC
MAX14932DASE+	2/2	1	Default Low	2.75	-40°C to +125°C	16 Narrow SOIC
MAX14932DAWE+	2/2	1	Default Low	2.75	-40°C to +125°C	16 Wide SOIC
MAX14932EASE+	2/2	25	Default Low	2.75	-40°C to +125°C	16 Narrow SOIC
MAX14932EAWE+	2/2	25	Default Low	2.75	-40°C to +125°C	16 Wide SOIC
MAX14932FASE+	2/2	150	Default Low	2.75	-40°C to +125°C	16 Narrow SOIC
MAX14932FAWE+	2/2	150	Default Low	2.75	-40°C to +125°C	16 Wide SOIC
MAX14130FAEE+	4/0	150	Default Low	1	-40°C to +125°C	16 QSOP
MAX14130FAEE+T	4/0	150	Default Low	1	-40°C to +125°C	16 QSOP
MAX14131FAEE+	3/1	150	Default Low	1	-40°C to +125°C	16 QSOP
MAX14131FAEE+T	3/1	150	Default Low	1	-40°C to +125°C	16 QSOP

⁺Denotes a lead(Pb)-free/RoHS-compliant package.

MAX14930-MAX14932, MAX14130-MAX14131

4-Channel, 1kV_{RMS}, 2.75kV_{RMS}, and 3.75kV_{RMS} Digital Isolators

Chip Information

PROCESS: BiCMOS

Package Information

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE TYPE	PACKAGE CODE	OUTLINE NO.	LAND PATTERN NO.
16 Wide SOIC	W16M+8	21-0042	<u>90-0107</u>
16 Narrow SOIC	S16M+11	21-0041	90-0442
16 QSOP	E16MS+1F	21-0055	90-0167

Revision History

REVISION NUMBER	REVISION DATE	DESCRIPTION	PAGES CHANGED
0	9/14	Initial release	_
1	12/14	Changed future product status on several parts in the Ordering Information/Selector Guide table. Changed "basic insulation" to "single protection" in Safety Regulatory Approvals table.	13, 22
2	3/15	Changed future product status for MAX14930FAWE+, MAX14931DASE+, MAX14932AAWE+, MAX14932BASE+, MAX14932DAWE+, MAX14932EAWE+, and MAX14932FAWE+	22
3	5/15	Added UL/cUL, TUV information, and fixed corresponding isolation parameters	1, 13-14, 16
4	10/15	Added 3.75kV versions: MAX14930FASE+CZ0 and MAX14931FASE+CZ1	1, 13, 14, 17- 19, 22, 23
5	4/16	Fixed typos, updated Safety Regulatory Approvals table, and updated Ordering Information and Selection Guide	1, 13, 14, 22
6	5/16	Moved TUV information to new <i>IEC Insulation</i> section and updated Ordering Information table	1, 13, 22
7	7/16	Added MAX14130 and MAX14131 versions in QSOP package	1–4, 6, 11, 12, 14–16, 19–24
8	1/17	Updated Figure 1 text, removed VDE pending status, and removed future product status from MAX14131FAEE+T and MAX14131FAEE+T	13, 15, 23
8.1		Corrected typos	23

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Maxim Integrated:

```
        MAX14931FASE+T
        MAX14930FASE+
        MAX14930FASE+T
        MAX14930BASE+T
        MAX14930BASE+T
        MAX14930BASE+T
        MAX14931BASE+T
        MAX14931BAWE+T
        MAX14931BAWE+T
        MAX14931BAWE+T
        MAX14930CAWE+T
        MAX14930CAWE+T
        MAX14930CAWE+T
        MAX14930CAWE+T
        MAX14930CAWE+T
        MAX14930CAWE+T
        MAX14931BASE+T
        MAX14931BASE+T
        MAX14931BAWE+T
        MAX14931CAWE+T
        MAX14931DAWE+
        MAX14931DAWE+
        MAX14931BASE+T

        MAX14930AAWE+T
        MAX14931AAWE+T
        MAX14931AAWE+T
        MAX14930AAWE+T
        MAX14931AASE+T
        MAX14931AASE+T

        MAX14931DAWE+T
        MAX14931DAWE+T
        MAX14931DAWE+T
        MAX14931DAWE+T
        MAX14931DAWE+T
        MAX14931DAWE+T

        MAX14931FAWE+T
        MAX14930FAWE+T
        MAX14930FAEE+T
        MAX14930FAEE+T
        MAX14930FAEE+T
        MAX14930FAEE+T
```