# Combinational Circuit vs Sequential Circuit


Combinational Circuit	Sequential Circuit
Present o/p is only depend on present i/p	Present o/p depends on present i/p and previous o/p
No Feedback	Feedback
No Memory	Memory
e.g. Half Adder (HA), FA, MUX, DEMUX	e.g. Flipflop, Register, Counter

Q. 1: A digital system is capable of selling rose, lotus, lily, and tulip flowers. Now, design a combinational logic system that can deliver flowers if a customer request either rose and lily or lotus and tulip flowers.

Q. 2: A digital system show weight on some condition after accepting coins in three times. It can accept1Rs, 5Rs and 10Rs coins. Design a combination logic system that deliver weight slip (i). if the sum is atleast 11Rs (ii). The sum should be perfectly divisible by 5.

#### **Combinational Circuit**

• Half Adder (HA):



• A combinational circuit that performs the addition of two bits is called a *half adder*. One that performs the addition of three bits (two significant bits and a previous carry) is a *full adder* 


### Full Adder

• Full Adder (FA):

• Full adder truth table


 $S=A \oplus B \oplus Cin$  $C=AB+Cin (A \oplus B)$ 


	Α	B Carry-In		Sum	Carry-Out
	0	0	0	0	0
	0	0	1	1	0
	0	1	0	1	0
	0	1	1	0	1
	1	0	0	1	0
Г	1	0	1	0	1
	1	1	0	0	1
	1	1	1	1	1



### Half Subtractor


Α	В	D	Bo
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0







### **Full Subtractor**


	INPUT	W.	OUT	PUT
Α	В	Bin	D	Bout
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1









# Multiple Bit Addition








#### Serial Adder:

#### Example: serial adder




reset/00		
00/00 01/01 X	11/10	01/10
01/01 ( X )	•	(Y) 01/10 10/10
10/01	00/01	11/11

		P.S.	N.S.	
Α	В	Cin	Cout	S
0	0	X:0	X:0	0
0	0	Y:1	X:0	1
0	1	X:0	X:0	1
0	1	Y:1	Y:1	0
1	0	X:0	X:0	1
1	0	Y:1	Y:1	0
1	1	X:0	Y:1	0
1	1	Y:1	Y:1	1


X: carry is 0 Y: carry is 1

# Multiple Bit Addition (Parallel adder or Ripple adder)



C 1110 A 0101 B 0111 S 1100

# Carry Look ahead Logic





$$P_i = A_i \oplus B_i$$
  $S_i = P_i \oplus C_i$   
 $G_i = A_i B_i$   $C_{i+1} = G_i + P_i C_i$ 

$$C_2 = G_1 + P_1C_1 = G_1 + P_1(G_0 + P_0C_0) = G_1 + P_1G_0 + P_1P_0C_0$$
  

$$C_3 = G_2 + P_2C_2 = G_2 + P_2G_1 + P_2P_1G_0 + P_2P_1P_0C_0$$

# Multiple Bit Addition with Look Ahead Logic





- ☐ Each carry is generated independently.
- ☐ Reduced time than parallel and serial adders.

# Difference between serial and parallel adder

#### Serial adder:

- 1) Slower
- 2) It uses shift registers
- 3) IT requires one full adder circuit.
- 4) It is sequential circuit.
- 5) Time required for addition depends on number of bits.

#### Parallel adder:

- 1) Faster
- 2) It uses registers with parallel load capacity
- 3) No. of full adder circuit is equal to no. of bits in binary adder.
- 4)It is a combinational circuit
- 5) Time required does not depend on the number of bits


## **Binary Coded Decimal**

- Computers or calculators that perform arithmetic operations directly in the decimal number system represent decimal numbers in binary coded form. An adder for such a computer must employ arithmetic circuits that accept coded decimal numbers and present results in the same code.
- Eg:

## **BCD** Adder


#### Derivation of BCD Adder

Binary Sum						BCD Sum				Decimal
K	<b>Z</b> <sub>8</sub>	$Z_4$	Z <sub>2</sub>	Z <sub>1</sub>	С	S <sub>8</sub>	<b>S</b> <sub>4</sub>	S2	Sı	
0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	0	0	1	1
0	0	0	1	0	0	0	0	1	0	2
0	0	0	1	1	0	0	0	1	1	3
0	0	1	0	0	0	0	1	0	0	4
0	0	1	0	1	0	0	1	0	1	5
0	0	1	1	0	0	0	1	1	0	6
0	0	1	1	1	0	0	1	1	1	7
0	1	0	0	0	0	1	0	0	0	8
0	1	0	0	1	0	1	0	0	1	9
0	1	0	1	0	1	0	0	0	0	10
0	1	0	1	1	1	0	0	0	1	11
0	1	1	0	0	1	0	0	1	0	12
0	1	1	0	1	1	0	0	1	1	13
0	1	1	1	0	1	0	1	0	0	14
0	1	1	1	1	1	0	1	0	1	15
1	0	0	0	0	1	0	1	1	0	16
1	0	0	0	1	1	0	1	1	1	17
1	0	0	1	0	1	1	0	0	0	18
1	0	0	1	1	1	1	0	0	1	19




$$C = K + Z_8 Z_4 + Z_8 Z_2$$


## **BCD Adder Implementation**



# Binary Multiplier



# Four-bit by three-bit binary multiplier



#### 1-bit and 2-bit comparators:

- A digital comparator is a combinational circuit that compares two digit or binary number.
- It's determines their relative magnitudes in order to find out whether one number is equal, less than or greater than the other digital number.
- 3) Output would be like:

  A=B, A>B, A<B

  Comparator

  A>B

  A>B

  A<B


## 1- bit Comparator


There are 1-bit of two input X and Y

#### **Truth Table:**


Inp	uts	Outputs				
В	А	A > B	A = B	A < B		
0	0	0	1	0		
0	1	1	0	0		
1	0	0	0	1		
1	1	0	1	0		

#### **Block – diagram:**





Equation is  $A>B=A.\overline{B}$ 



Equation is 
$$A < B = \overline{A}.B$$


The equation isf(A=B) = 
$$\overline{A}.\overline{B}$$
 + A.B  
= A XNOR B

or we can write the equation for f(A=B) as  $\overline{A.B + A.B} = \overline{f(A>B) + f(A<B)}$ 

#### 2-bit comparator:

	Inputs				Outputs	
$\mathbf{A_1}$	$\mathbf{A}_0$	B <sub>1</sub>	$\mathbf{B}_0$	A>B	A=B	A <b< th=""></b<>
0	0	0	0	0	1	0
0	0	0	1	0	0	1
0	0	1	0	0	0	1
0	0	1	1	0	0	1
0	1	0	0	1	0	0
0	1	0	1	0	1	0
0	1	1	0	0	0	1
0	1	1	1	0	0	1
1	0	0	0	1	0	0
1	0	0	1	1	0	0
1	0	1	0	0	1	0
1	0	1	1	0	0	1
1	1	0	0	1	0	0
1	1	0	1	1	0	0
1	1	1	0	1	0	0
1	1	1	1	0	1	0


# 2 Bit Magnitude Comparator




**Practice:** 4 bit comparator

# Multiplexer

- A multiplexer is a combinational circuit that selects binary information from one of many input lines and directs it to a single output line. The selection of a particular input line is controlled by a set of selection lines. Normally, there are  $2^n$  input lines and n selection lines whose bit combinations determine which input is selected.
- A two-to-one-line multiplexer connects one of two 1-bit sources to a common destination, as shown in Figure. The circuit has two data input lines, one output line, and one selection line S. When S=0, the upper AND gate is enabled and  $I_0$  has a path to the output. When S=1, the lower AND gate is enabled and  $I_1$  has a path to the output. The multiplexer acts like an electronic switch that selects one of two sources



# 4 to 1 line Multiplexer




Logical Expression:


$$Y = S_1'S_0'I_0 + S_1'S_0I_1 + S_1S_0'I_2 + S_1S_0I_3$$

S	$S_0$	Y
0 0 1 1	0 1 0 1	$I_0 \\ I_1 \\ I_2 \\ I_3$

(b) Function table

# Implement 4:1 and 8:1 MUX using 2:1 MUX







## Implementation rule

- Step 1: Calculate the number of MUX required to implement
- Step 2: Place the selection lines into different stages as per their number
- E.g. Say we have to implement 8:1 using 2:1
- First calculate the number of 2:1 MUX required: 8/2 + 4/2 + 2/2 = 4 + 2 + 1 = 7.
- Total Stage =3.
- Selection lines are :  $m = log_2$  (n). Where, n is number of inputs. So m = 3
- We have three stages and 3 selection line, So we will place it accordingly.
- $S_0$  in first stage  $S_1$  in the second stage and  $S_2$  in third stage.


### MUX as universal




NOT gate




XOR gate



AND gate




XNOR gate



OR gate

# De Multiplexer

• Single i/p and Many o/p



Selectio	Outputs				
$s_1$	$s_1$ $s_0$		Y <sub>2</sub>	Υ <sub>1</sub>	<b>Y</b> <sub>0</sub>
0	0	0	0	0	I
0	1	0	0	I	0
1	0	0	I	0	0
1	1	I	0	0	0

$$Y_3=s_1s_0I$$


$$Y_2=s_1s_0{}^\prime I$$

$$Y_1={s_1}^{\prime}s_0I$$


$$Y_0={s_1}'{s_0}'I$$

#### Decoder


- Decoder is a combinational circuit which have many inputs and many outputs.
- Generally decoder converts 2<sup>n</sup> input to n- outputs
- It is used to convert binary or binary coded number to other code
- E.g. Binary to octal (3×8), BCD to Decimal (4×10), Binary to Hexadecimal, BCD to Seven segments
- 2 to 4 decoder is minimum possible decoder




#### 2 to 4 Decoder




Without Enable Input




# Implement Half Adder/ Half Subtractor using 2×4 Decoder






## Implement FA using 3 to 8 Decoder



# 4×16 Decoder using 3×8 Decoder


• Decoders with enable inputs can be connected together to form a larger decoder circuit. Figure shows two 3-to-8-line decoders with enable inputs connected to form a 4-to-16-line decoder. When w 0, the top decoder is enabled and the other is disabled. The bottom decoder outputs are all 0's, and the top eight outputs generate minterms 0000 to 0111. When w 1, the enable conditions are reversed



#### Encoder

- An encoder is a digital circuit that performs the inverse operation of a decoder.
- encoder has  $2^n$  (or fewer) input lines and n output lines. The output lines, as an aggregate, generate the binary code corresponding to the input value.

	Inputs							0	utput	s
$D_0$	$D_1$	D <sub>2</sub>	$D_3$	$D_4$	$D_5$	$D_6$	D <sub>7</sub>	X	y	z
1	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	1
0	0	1	0	0	0	0	0	0	1	0
0	0	0	1	0	0	0	0	0	1	1
0	0	0	0	1	0	0	0	1	0	0
0	0	0	0	0	1	0	0	1	0	1
0	0	0	0	0	0	1	0	1	1	0
0	0	0	0	0	0	0	1	1	1	1



$$z = D_1 + D_3 + D_5 + D_7$$
  

$$y = D_2 + D_3 + D_6 + D_7$$
  

$$x = D_4 + D_5 + D_6 + D_7$$


binary number. It is assumed that only one input has a value of 1 at any given time. The encoder can be implemented with OR gates whose inputs are determined directly from the truth table.


#### **BCD** to gray code converter:


#### Truth Table relating BCD to Gray Code


Decimal	L BCD i	nput		Gray	Gray Code output				
	В3	B2	B1	BØ	D3	D2	D2	D6	
0	0	0	0	0	0	0	0	0	
1	0	0	0	1	0	0	0	1	
2	0	0	1	0	0	0	1	1	
3	0	0	1	1	0	0	1	0	
4	0	1	0	0	0	1	1	0	
5	0	1	0	1	0	1	1	1	
6	0	1	1	0	0	1	0	1	
7	0	1	1	1	0	1	0	0	
8	1	0	0	0	1	1	0	0	
9	1	0	0	1	1	1	0	1	


#### Boolean expression for each BCD bits can be written as













BCD to gray code converter:

#### 5421 to Natural BCD converter: <a href="https://www.youtube.com/watch?v=S-075HI10qY">https://www.youtube.com/watch?v=S-075HI10qY</a>




W



Docimal	В	CD(	542	1)	BCD(8421)		
Decimal	Α	В	С	D	W X Y Z		
0 ma	0	0	0	0	0000		
1 1	0	0	0	1	0 0 0 1		
2 2	0	0	1	0	0 010		
3 3	0	0	1	1	0011		
4 4	0	1	0	0	0100		
5 8	1	0	0	0	0101		
6 9	1	0	0	1	0110		
7 10	1	0	1	0	0111		
8 11	1	0	1	1	1000		
9 12	1	1	0	0	1001		

Z= An+ AD

#### BCD to 7 segment display:




Decimal	lr	put	line	S	Output lines							Display
Digit	Α	В	С	D	а	b	C	d	е	f	g	pattern
0	0	0	0	0	1	1	1	1	1	1	0	<b>C</b> D
1	0	0	0	1	0	1	1	0	0	0	0	
2	0	0	1	0	1	1	0	1	1	0	1	0
3	0	0	1	1	1	1	1	1	0	0	1	8
4	0	1	0	0	0	1	1	0	0	1	1	8
5	0	1	0	1	1	0	1	1	0	1	1	6
6	0	1	1	0	1	0	1	1	1	1	1	œ
7	0	1	1	1	1	1	1	0	0	0	0	
8	1	0	0	0	1	1	1	1	1	1	1	8
9	1	0	0	1	1	1	1	1	0	1	1	8

#### Examples:

- 1. Design BCD to gray code converter.
- 2. Design 2421 to Natural BCD converter.
- 3. Design 3-bit binary to gray code and gray code to binary converters.
- 4. BCD to 7 segment display converter.

#### BCD to 7 segment display converter:



#### TRUTH TABLE:

	BCD I	nputs		Output	Output Logic Levels from IC 7447 to 7-segments							
D	С	В	A	а	ъ	С	đ	е	f	ОПа		
0	0	0	0	0	0	0	0	0	0	1	0	
0	0	0	1	1	0	0	1	1	1	1	1	
0	0	1	0	0	0	1	0	0	1	0	2	
0	0	1	1	0	0	0	0	1	1	0	3	
0	1	0	0	1	0	0	1	1	0	0	4	
0	1	0	1	0	1	0	0	1	0	0	5	
0	1	1	0	1	1	0	0	0	0	0	6	
0	1	1	1	0	0	0	1	1	1	1	7	
1	0	0	0	0	0	0	0	0	0	0	8	
1	0	0	1	0	0	0	1	1	0	0	9	

# Parity Generator and Checker

• The parity generating technique is one of the most widely used error detection techniques for the data transmission. In digital systems, when binary data is transmitted and processed, data may be subjected to noise so that such noise can alter 0s (of data bits) to 1s and 1s to 0s.

- Hence, parity bit is added to the word containing data in order to make number of 1s either even or odd.
- The message containing the data bits along with parity bit is transmitted from transmitter node to receiver node. At the receiving end, the number of 1s in the message is counted and if it doesn't match with the transmitted one, then it means there is an error in the data.

# **Even Parity Generator**

• Let us assume that a 3-bit message is to be transmitted with an even parity bit. Let the three inputs A, B and C are applied to the circuits and output bit is the parity bit P. The total number of 1s must be even, to generate the even parity bit P.

3-	bit messa	ge	Even parity bit generator (P)
Α	В	С	Y
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

BC				
A	00	01	11	10
0		1		1
1	1		1	

$$P = \overline{A} \overline{B} C + \overline{A} B \overline{C} + A \overline{B} \overline{C} + A B C$$

$$= \overline{A} (\overline{B} C + \underline{B} \overline{C}) + A (\overline{B} \overline{C} + B C)$$

$$= \overline{A} (B \oplus C) + A (\overline{B} \oplus C)$$

$$P = A \oplus B \oplus C$$

# **Even Parity Checker**

• Consider that three input message along with even parity bit is generated at the transmitting end. These 4 bits are applied as input to the parity checker circuit which checks the possibility of error on the data. Since the data is transmitted with even parity, four bits received at circuit must have an even number of 1s. If any error occurs, the received message consists of odd number of 1s. The output of the parity checker is denoted by PEC (parity error check). The below table shows the truth table for the even parity checker in which PEC = 1 if the error occurs, i.e., the four bits received have odd number of 1s and PEC = 0 if no error occurs.

4-	bit receive	ed messag	Davitus aurau abaals C	
A	В	C	P	Parity error check C <sub>p</sub>
0	0	0	0	0
0	0	0	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	0
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	1	1	0

### Contd:

CP				
AB	00	01	11	10
00		1		1
01	1		1	
11		1		1
10	1		1	

$$\begin{split} PEC = & \overline{A} \ \overline{B} \ (\overline{C} \ D + \underline{C}, \overline{D}) + \overline{A} \ B \ (\overline{C} \ \overline{D} + C \ D) + A \ B \ (\overline{C} \ D + C \ \overline{D}) + A \ \overline{B} \ (\overline{C} \ \overline{D} + C \ D) \\ = & \overline{A} \ \overline{B} \ (C \oplus D) + \overline{A} \ B \ (\overline{C} \oplus \overline{D}) + A \ B \ (C \oplus D) + A \ \overline{B} \ (\overline{C} \oplus \overline{D}) \\ = & (\overline{A} \ \overline{B} + A \ B) \ (C \oplus D) + (\overline{A} \ B + \underline{A}, \overline{B}) \ (\overline{C} \oplus \overline{D}) \\ = & (A \oplus B) \oplus (C \oplus D) \end{split}$$