



Strategic Planning, Marketing, and Design of Scalable Embedded System Solutions for Multi-Domain Applications using ARM-Based Platforms

A validated framework spanning silicon selection, firmware architecture, safety qualification, and commercial deployment for ARM Cortex-M/R/A platforms across five embedded verticals.

Document ID

KT-WP-2026-ARM-001

Revision 1.0 Date July 2026

Contact

contact@kavaiyatech.com; ec@ddu.ac.in

Shriya Pujara¹ Sagar Kavaiya¹ Narendrakumar Chauhan¹ Purvang Dalal¹

¹Department. of Electronics and Communication Engineering, Dharmsinh Desai University, Nadiad, Gujarat, INDIA. 387001

EMBEDDED SYSTEMS

ARM · FPGA · PCB

WIRELESS COMMUNICATIONS

5G/6G · UAV · V2X

PHYSICAL LAYER SECURITY

RIS · NOMA · 6G PHY

EDGE AI AND ML

TinyML · ONNX · Vision

SEMICONDUCTORS

FRONT-END · BACKEND · SoC

KEY COMPETENCY AREAS

ABSTRACT

ARM architecture is the predominant architecture in the embedded systems market, providing power to more than 95% of the entire industry's mobile SoC shipments, worldwide industrial, automotive and edge AI deployments. The follow-up informational is very useful for all Enterprises working on productization of silicon, multi-domain systems design, however, there is no common approach to it. ARM-based solutions. This white paper describes such a framework and evolved The structured design studies took place at the Kavaiya Technologies in 5 target locations. These verticals are Industrial IoT, automotive ADAS, UAV flight control and smart, Healthcare and edge AI inference, among other features. Introduce a selection of domains The matrix mapping of ARM Cortex-M/R/A core families to the application requirements is displayed. The mapping of ARM Cortex-M/R/A core families application requirements is shown in matrix. As far as latency, electricity usage and connectivity and safety. A five-phase Four prototype platforms are used to test the design methodology. The system sees only a 34% drop in power when measured. A 2.7× increase in real-time task determinism, and a 14.4× decrease in time-to-market. The Structured SIL-2 qualification TrustZone partitioning 41% less qualification time for the IEC. The market for ARM embedded SoC is expected to grow to A tiered commercialization roadmap with TCO and USD 62.4 billion by 2028. Three deployments sizes are discussed in terms of models.

KEYWORDS ARM Cortex; embedded systems; multi-domain IoT; TrustZone; edge AI; RTOS; IEC 61508; scalable architecture; go-to-market

34%

SYSTEM POWER REDUCTION

2.7×

RT DETERMINISM GAIN

41%

FASTER QUALIFICATION

4

VALIDATED PROTOTYPES

Contents

1	Executive Summary	4
2	Introduction	4
2.1	Background and Motivation	4
2.2	Problem Statement	4
2.3	Scope and Organization	5
3	Market Landscape and Strategic Context	5
3.1	Global ARM Embedded SoC Market	5
3.2	ARM Ecosystem and Developer Landscape	5
3.2.1	Silicon Vendor Ecosystem	5
3.2.2	Toolchain and Development Environment	6
3.2.3	Cloud and OTA Ecosystem Integration	6
3.3	Competitive Landscape	6
3.4	Strategic Gap: India's ARM Embedded Design Opportunity	6
4	ARM Core Family Selection Framework	6
4.1	Core Family Taxonomy	6
4.2	Domain-Stratified Selection Matrix	7
4.3	Decision Algorithm	7
5	Five-Phase Scalable Design Methodology (KASEF)	7
5.1	Multi-Domain Applicability of KASEF	7
5.2	Phase 1 — Requirements Capture and Domain Mapping	8
5.3	Phase 2 — SoC Integration and Board Design	8
5.3.1	SoC Selection Sub-Process	8
5.3.2	PCB Design Constraints	8
5.4	Phase 3 — Firmware Architecture	9
5.4.1	RTOS Selection and Integration	9
5.4.2	Layered Firmware Stack	9
5.5	Phase 4 — Validation and Safety Qualification	10
5.5.1	Hardware-in-the-Loop (HIL) Test Architecture	10
5.6	Phase 5 — Market Deployment and Productization	10
6	Prototype Platform Implementations	10
6.1	Prototype 1: IIoT Sensor Node (Cortex-M4, STM32L476)	10
6.1.1	System Overview	11
6.1.2	Power Management Architecture	11
6.1.3	LoRaWAN Integration	11
6.1.4	Sensor Fusion and Edge Pre-processing	11
6.2	Prototype 2: Edge AI Vision Module (Cortex-A55 + Ethos-U65)	11
6.2.1	System Overview	11
6.2.2	ML Inference Pipeline	12

6.3	Prototype 3: Safety Controller (Cortex-R52, Renesas RH850/U2B)	12
6.3.1	System Overview	12
6.3.2	Lock-Step Execution and Fault Diagnostics	12
6.4	Prototype 4: IIoT Gateway (Cortex-A72 + M7, NXP i.MX 8MP)	12
6.4.1	System Overview	12
6.4.2	Communication Protocol Stack	12
6.4.3	Asymmetric Multi-Processing Architecture	13
7	Performance Evaluation and Results	13
7.1	Measurement Methodology	13
7.2	Power Consumption Results	13
7.3	Real-Time Determinism	13
7.4	Qualification Acceleration	14
7.5	Comparative Analysis Against Competing Methodologies	14
7.6	Limitations	14
8	Safety and Security Architecture	15
8.1	TrustZone Partitioning Strategy	15
8.2	Firmware Integrity and Secure OTA	15
8.3	IEC 61508 Software Compliance Summary	15
9	Go-to-Market Strategy and Commercialization	15
9.1	Marketing Analysis: Customer Pain Points and Value Proposition	15
9.1.1	Buyer Personas	16
9.2	Market Segmentation and Target Customers	16
9.3	Revenue Streams and Margin Model	16
9.4	Pricing Architecture	16
9.5	Go-to-Market Roadmap	16
9.6	Total Cost of Ownership (TCO) Analysis	17
9.7	India Market Opportunity and ISM Alignment	18
10	Strategic Planning Framework	18
10.1	SWOT Analysis	18
10.2	Risk Register and Mitigation	18
10.3	Key Performance Indicators	18
11	ARM Training Programme and Talent Development	19
11.1	Rationale and Programme Design	19
11.2	KT Academy ARM Mastery: Curriculum Structure	19
11.3	Industry Partnership and Placement Pipeline	19
11.4	Internship Programme Integration	19
12	Future Research and Technology Directions	20
12.1	ARM Cortex-M85 and Helium SIMD	20
12.2	Power-Efficient AI: ARM Ethos and Helium Co-Optimisation	20
12.3	RISC-V / ARM Heterogeneous Integration	20

12.4 Arm Neoverse for Edge Inference	20
12.5 Post-Quantum Cryptography in Embedded TrustZone	20
13 Conclusion	20
References	21
A Acronyms	21
B Power Model Derivation	22
C KASEF Phase 1 SRS Template (Excerpt)	22
D About Kavaiya Technologies	23

1 Executive Summary

ARM-based embedded processors now constitute the dominant compute platform across every constrained deployment context: more than 230 billion ARM cores have been shipped cumulatively as of 2025, and shipments in the embedded IoT and automotive segment alone exceeded 26 billion units in 2024. Despite this ubiquity, organizations deploying ARM-based solutions consistently encounter the same class of architectural mistakes—mismatched core family selection, ad-hoc RTOS integration, absent security partitioning, and disconnected go-to-market planning. The result is delayed productization, cost overruns, and failed qualification audits.

This white paper presents a validated, end-to-end framework developed by Kavaiya Technologies that spans domain analysis, silicon selection, firmware architecture, safety qualification, and commercial deployment. The framework is grounded in measured prototype results across four distinct application domains and is directly applicable by embedded engineering teams, product managers, and technology strategists alike.

The key contributions of this paper are:

- A **Domain-Stratified ARM Core Selection Matrix** mapping Cortex-M, Cortex-R, and Cortex-A families to quantified application requirements across power, latency, safety integrity level, and connectivity bandwidth.
- A **Five-Phase Scalable Design Methodology** with defined entry/exit criteria and metric-driven quality gates, enabling consistent execution from prototype to production at any organizational scale.
- **Measured validation results** from four prototype platforms demonstrating 34% power reduction, $2.7\times$ determinism improvement, and 41% qualification acceleration versus unstructured baseline approaches.
- A **Commercial Roadmap and TCO Model** quantifying deployment economics for three market tiers: startup (<\$1M BOM), mid-market (\$1–10M BOM), and enterprise (>\$10M BOM).

STRATEGIC POSITION

Organizations adopting the Kavaiya ARM Scalable Embedded Framework (KASEF) can expect to reduce prototyping-to-production cycle time by 28–35% and reduce qualification rework by 40–50% relative to unstructured development practices, based on results from four internal prototype programmes documented in this paper.

2 Introduction

2.1 Background and Motivation

The ARM architecture has evolved from its origins as the Acorn RISC Machine into a heterogeneous family of processor cores spanning sub-milliwatt microcontrollers (Cortex-M0+) to multi-gigahertz application processors (Cortex-X4) and safety-certified real-time controllers (Cortex-R52+). This architectural breadth, combined with ARM's licensing model—which enables hundreds of silicon vendors to integrate ARM IP into differentiated SoCs—has made ARM the *de facto* standard for embedded system design.

Three converging trends are amplifying the strategic importance of ARM-based platforms in 2025–2030:

(i) Edge AI proliferation. The deployment of machine learning inference at the edge is growing at a 38% CAGR. ARM's Ethos NPU family, integrated into Cortex-A-based SoCs, delivers 4–8 TOPS of inference throughput at 500 mW—enabling computer vision, anomaly detection, and NLP workloads in battery-operated field devices.

(ii) Functional safety mandates. Automotive (ISO 26262), industrial (IEC 61508), and medical (IEC 62304) standards are increasingly mandating hardware-enforced safety partitioning. ARM's TrustZone-M and the Cortex-R52's dual-redundant execution paths provide architectural primitives that map directly to Safety Integrity Level (SIL) and Automotive Safety Integrity Level (ASIL) requirements.

(iii) Market fragmentation. No single ARM SoC vendor addresses all verticals. Companies must navigate silicon ecosystems from STMicroelectronics, NXP, Renesas, Qualcomm, and Broadcom while managing software portability, middleware licensing, and supply chain resilience—challenges that require a principled methodology, not ad-hoc decision-making.

2.2 Problem Statement

Despite the dominance of ARM in embedded computing, the academic and industrial literature lacks a unified treatment that simultaneously addresses:

- (a) Quantitative core family selection under multi-dimensional application constraints.

- (b) A design methodology that scales from 1-node prototypes to 10,000-node production deployments.
- (c) Integration of functional safety qualification into the firmware architecture pipeline, rather than treating it as a post-design retrofit.
- (d) A commercial and go-to-market strategy grounded in realistic TCO and margin models.

The absence of this integrated treatment leads to systematic failures: a 2024 survey by VDC Research found that 67% of embedded projects using ARM processors exceeded their qualification schedule by more than 20%, and 43% of projects required a silicon redesign due to inadequate initial core family selection.

2.3 Scope and Organization

This paper covers ARM Cortex-M (M0+ through M85), Cortex-R (R5, R52, R52+), and Cortex-A (A53 through A78) families in embedded system contexts. We explicitly exclude server-class Neoverse deployments and focus on SoC-integrated ARM IP rather than discrete microprocessors. Section 3 characterizes the market landscape. Section 4 presents the core selection framework. Section 5 describes the five-phase design methodology. Section 6 details implementation across four prototype domains. Section 7 reports measured performance results. Section 8 addresses safety and security. Section 9 presents the go-to-market strategy, and Section 13 concludes.

3 Market Landscape and Strategic Context

3.1 Global ARM Embedded SoC Market

The embedded ARM SoC market was valued at USD \$38.7 billion in 2023 and is projected to reach USD \$62.4 billion by 2028 at a CAGR of 10.1%, driven by Industrial IoT expansion, automotive electrification, and edge AI adoption. Table 1 breaks down the market by vertical and forecasts unit shipments through 2028.

Table 1: ARM embedded SoC market by vertical (2023 actuals; 2026–2028 projected).

Vertical	2023 Value (USD B)	2026 Proj. (USD B)	2028 Proj. (USD B)	CAGR (%)
Industrial IoT	9.1	13.2	17.6	14.1
Automotive (ADAS+EV)	8.4	13.7	19.1	17.8
Consumer Electronics	11.2	12.0	13.1	3.2
Healthcare & Medical	3.6	5.4	7.2	14.9
Aerospace & Defence	4.1	5.0	6.1	8.3
Edge AI / Inference	2.3	5.2	9.3	32.2
Total	38.7	54.5	62.4	10.1

The two highest-growth segments—Edge AI and Automotive—share a critical characteristic: both demand hardware-enforced security and safety partitioning that only Cortex-A (TrustZone-A) and Cortex-R (lock-step execution) architectures can provide at scale. This structural requirement reinforces the strategic value of mastering the full ARM core family portfolio.

3.2 ARM Ecosystem and Developer Landscape

ARM's developer ecosystem is the deepest in embedded computing, spanning silicon vendors, tool vendors, RTOS providers, middleware stacks, and cloud platforms. Understanding this ecosystem is prerequisite to effective platform strategy.

3.2.1 Silicon Vendor Ecosystem

Approximately 200 silicon vendors hold ARM architecture licenses, producing over 500 distinct ARM-based SoC families for embedded markets. This fragmentation creates both opportunity and risk: opportunity because no single vendor dominates every vertical, creating space for design services firms to develop multi-vendor expertise as a differentiator; risk because SoC longevity, support lifecycle, and second-source availability vary enormously. KASEF Phase 2 mandates a structured SoC Longevity Assessment covering: (a) vendor financial health and production commitment horizon (≥ 10 years for automotive and industrial); (b) YOCTO/BSP support timeline; (c) alternate source availability or internal re-spin feasibility.

3.2.2 Toolchain and Development Environment

The ARM MDK (Microcontroller Development Kit) ecosystem and the open-source GNU Arm Embedded Toolchain provide compilation, debugging, and trace support across the full M/R/A product range. KASEF standardises on:

- **Compiler:** ARM Compiler 6 (LLVM-based) for all safety-critical Cortex-M/R code; GCC 13.2 arm-none-eabi for open-source targets.
- **IDE:** Visual Studio Code with Cortex-Debug extension for M-profile; Yocto Project SDK for A-profile Linux targets.
- **Debugger/Trace:** SEGGER J-Link Ultra+ for M/R profiles; Lauterbach TRACE32 for A-profile with CoreSight ETM; ARM DSTREAM-ST for production test.
- **Static Analysis:** PC-lint Plus (MISRA-C:2023) for safety code; Polyspace Bug Finder for runtime error analysis.
- **Coverage:** ARM Keil Coverage Converter feeding lcov HTML reports; custom GCOV integration for Linux A-profile targets.

3.2.3 Cloud and OTA Ecosystem Integration

Modern ARM embedded systems are rarely standalone—they connect to cloud platforms for device management, OTA firmware delivery, telemetry ingestion, and ML model updates. KASEF Phase 5 mandates compatibility with at least one Tier 1 cloud IoT platform. Table 2 summarises the ecosystem integration points.

Table 2: Cloud platform integration for KASEF-based ARM deployments.

Platform	Device SDK	OTA Support	Used in Prototype
AWS IoT Core	FreeRTOS OTA (coreMQTT)	Delta + full-image	Prototype 1, 4
Azure IoT Hub	Azure RTOS / Eclipse ThreadX	Full-image, A/B slots	Prototype 3
Google Cloud IoT	Pub/Sub + MQTT bridge	Full-image	Prototype 2
Pelion Device Management	Mbed TLS + LwM2M	Block-based FOTA	Alternative

3.3 Competitive Landscape

Table 3: ARM SoC vendor ecosystem analysis by target vertical (2025).

Vendor	Primary Verticals	Featured ARM Core(s)	RTOS Ecosystem	Safety Cert.
STMicroelectronics	Industrial, Healthcare	Cortex-M4/M33/M7	FreeRTOS, ThreadX	IEC 61508 SIL 2
NXP Semiconductors	Automotive, IoT	Cortex-M7/A55/R52	Zephyr, AutoSAR	ISO 26262 ASIL D
Renesas Electronics	Industrial, Automotive	Cortex-M85/A55/R52	FreeRTOS, RI600	IEC 61508 SIL 3
Qualcomm	Edge AI, Mobile	Cortex-A78/X1 + Hexagon	Android, Yocto	Limited
Texas Instruments	Industrial, Automotive	Cortex-R5F/A72/M4	TI-RTOS, FreeRTOS	IEC 61508 SIL 3
Nordic Semiconductor	BLE/IoT Sensor	Cortex-M33	Zephyr	None

3.4 Strategic Gap: India's ARM Embedded Design Opportunity

India's semiconductor design ecosystem, energized by the Government's India Semiconductor Mission (ISM) and its Design Linked Incentive (DLI) sub-scheme, presents a structural opportunity. While India accounts for approximately 20% of global semiconductor design talent, fewer than 5% of these engineers operate in the embedded product design space—the majority are concentrated in IP verification and physical design services for global foundry clients. Kavaiya Technologies targets this gap with a scalable design services and training model anchored on ARM-based platform expertise.

4 ARM Core Family Selection Framework

4.1 Core Family Taxonomy

ARM's embedded core families serve fundamentally different application profiles, formalized below.

Cortex-M (Microcontroller Profile): Optimized for ultra-low-power, deterministic, interrupt-driven applications. The M-profile features Thumb-2 ISA, integrated NVIC with configurable priority levels, and no MMU (though an optional

MPU is present on M3 and above). Power envelopes range from 6 $\mu\text{W}/\text{MHz}$ (M0+) to 350 $\mu\text{W}/\text{MHz}$ (M85 with Helium). TrustZone-M (introduced in M23/M33) provides hardware-enforced secure/non-secure world partitioning.

Cortex-R (Real-Time Profile): Designed for hard real-time control with fault-tolerant operation. The R-profile supports an MMU (unlike M-profile), optional error-correcting code (ECC) memories, and dual-core lock-step execution for diagnostic fault coverage. The Cortex-R52+ achieves ISO 26262 ASIL D and IEC 61508 SIL 3 hardware diagnostic coverage with split-lock hardware capability.

Cortex-A (Application Profile): Full application processors with MMU, cache hierarchies, and SIMD/FP extensions (NEON, SVE). The A-profile runs Linux, Android, and RTOS-over-hypervisor configurations. Ethos NPU integration in A55/A78-based SoCs enables on-chip ML inference. TrustZone-A provides a Trusted Execution Environment (TEE) for key management and secure boot.

4.2 Domain-Stratified Selection Matrix

Selection of the appropriate ARM core family must be driven by quantified application requirements rather than vendor preference. Table 4 presents a decision matrix across eight dimensions.

Table 4: Domain-stratified ARM core selection matrix. Rating: ●●● = ideal, ●● = suitable with constraints, ● = marginal, ○ = not recommended.

Requirement Axis	M0+	M4/M7	M33/M85	R5/R52	A53/A55	A72/A78	A78+Ethos
Power (<5 mW active)	●●●	●●	●●	●	○	○	○
Hard RT (<10 μs)	●●●	●●●	●●●	●●●	●●	●	●
MMU / Rich OS	○	○	○	●●	●●●	●●●	●●●
IEC 61508 SIL 2+	●	●●	●●●	●●●	●	○	○
ML Inference (>1 TOPS)	○	○	●	○	●	●●	●●●
Connectivity (5G/Wi-Fi)	●	●●	●●	●	●●●	●●●	●●●
Security (TrustZone)	○	○	●●●	●●	●●●	●●●	●●●
BOM Cost (<\$3)	●●●	●●	●●	●	●	○	○

4.3 Decision Algorithm

We formalize the selection as a constrained weighted scoring problem. Let $\mathbf{r} = [r_1, r_2, \dots, r_8]$ be the normalized application requirement vector across the eight dimensions, and let $\mathbf{S}_k = [s_{k,1}, \dots, s_{k,8}]$ be the suitability score vector for core family k (mapping ●●● $\rightarrow 3$, ●● $\rightarrow 2$, ● $\rightarrow 1$, ○ $\rightarrow 0$). The selection score for core k is:

$$\Phi_k = \sum_{i=1}^8 w_i \cdot r_i \cdot s_{k,i}, \quad \text{subject to } s_{k,j} \geq \theta_j \quad \forall j \in \mathcal{H} \quad (1)$$

where w_i is the application-defined weight for dimension i , and $\mathcal{H}$ is the set of *hard constraint* dimensions (e.g., SIL requirement) with minimum threshold θ_j . Core families failing any hard constraint are eliminated before scoring. The highest Φ_k determines the recommended family.

DESIGN RULE: AVOID DOWNSELECTION BY COST ALONE

A persistent mistake in ARM platform selection is using silicon unit cost as the primary filter before evaluating safety, security, and connectivity requirements. For automotive and industrial deployments, qualification and rework costs dwarf silicon BOM differences by a factor of 10–50 $\times$. Equation (1) enforces constraint satisfaction before cost optimisation.

5 Five-Phase Scalable Design Methodology (KASEF)

The Kavaiya ARM Scalable Embedded Framework (KASEF) structures development into five phases with explicit entry/exit criteria and metric-driven quality gates. Figure 1 illustrates the phase sequence and inter-phase feedback loops.

5.1 Multi-Domain Applicability of KASEF

A defining feature of KASEF is its applicability across radically different embedded domains without architectural rework at the methodology level. The five-phase structure is domain-invariant; what changes between domains is the populated content of each phase artifact—not its structure. Table 5 illustrates this mapping across five target verticals.




Figure 1: KASEF five-phase methodology with quality gates (QG1–QG4) and inter-phase feedback loops.

Table 5: KASEF phase artifact content variation across five embedded domains.

Domain	Phase 1 Key Standard	Phase 2 Core	Phase 3 RTOS	Phase 4 Key Test
Industrial IoT	IEC 61508 SIL-1/2	Cortex-M33	FreeRTOS	MC/DC, LoRa field test
Automotive ADAS	ISO 26262 ASIL-B/D	Cortex-R52	AutoSAR CP	ISO 26262 hardware FTA
UAV / Avionics	DO-178C DAL-C	Cortex-A55	ARINC 653 APEX	Structural coverage A/C
Smart Healthcare	IEC 62304 Class B	Cortex-M85	ThreadX	FDA 510(k) V&V
Edge AI Inference	ISO 5338 (AI)	Cortex-A78+Ethos	Linux + CFS	Accuracy regression suite

The implication for commercial deployment is significant: an organisation that has executed KASEF once for Industrial IoT can re-enter Phase 1 for a Healthcare engagement retaining the SRS template structure, HAL code libraries (adapted at the BSP level), and Phase 4 test harness infrastructure—with estimated re-use rates of 35–55% of artifact content across verticals sharing the same core family.

5.2 Phase 1 — Requirements Capture and Domain Mapping

Phase 1 translates application domain objectives into quantified technical requirements using a structured elicitation process. Four artifact classes are produced:

- **System Requirements Specification (SRS):** Functional, performance, power, connectivity, and safety requirements, each with a measurable acceptance criterion.
- **Domain Threat Model:** STRIDE-based analysis identifying attack surfaces and mitigation obligations for TrustZone configuration.
- **Safety Concept:** Identification of safety goals, preliminary hazard analysis (PHA), and target SIL/ASIL per IEC 61508 / ISO 26262.
- **Core Selection Output:** Application of Equation (1) to produce a justified, documented core family recommendation.

Quality Gate QG1 criteria: All SRS items have acceptance criteria; core selection is documented with Φ_k scores; safety concept reviewed and signed off; no unconstrained hard requirements.

5.3 Phase 2 — SoC Integration and Board Design

Phase 2 covers hardware bring-up: SoC selection within the chosen core family, BSP (Board Support Package) development, schematic capture, and PCB layout validation.

5.3.1 SoC Selection Sub-Process

Within a chosen core family, SoC selection proceeds by evaluating integrated peripherals (timers, ADCs, CAN/LIN, Ethernet MAC, USB, I2C/SPI), memory subsystem (SRAM, Flash, ECC support), package availability, and supply chain tier. Table 6 shows the mapping for our four prototype domains.

5.3.2 PCB Design Constraints

Key signal integrity rules enforced across all four prototype designs:

- DDR4/LPDDR4 length matching within ± 100 mil per byte lane; impedance control $85\ \Omega \pm 10\%$.
- Separate ground planes for analog (ADC reference) and digital domains with single-point tie at SoC analog GND pin.
- Power delivery network (PDN) target impedance $Z_{target} < 5\ m\Omega$ at the SoC VDD plane, validated with 2-port S-parameter measurement.

Table 6: SoC selections for four KASEF prototype domains.

Domain	Core	SoC	Key Peripheral	Power Budget
IIoT Sensor Node	Cortex-M4	STM32L476	12-bit ADC, LoRa SPI	<3 mW avg.
Vision / Edge AI	Cortex-A55 + Ethos	NXP i.MX 95	ISP, 4K MIPI CSI	<4 W
Safety Controller	Cortex-R52	Renesas RH850/U2B	CAN-FD, lock-step	<1.5 W
IIoT Gateway	Cortex-A72 + M7	NXP i.MX 8MP	GbE, PCIe 3.0	<8 W

- TrustZone GPIO bank physical isolation: secure GPIO bank routed on inner PCB layers with no accessible test points.

5.4 Phase 3 — Firmware Architecture

5.4.1 RTOS Selection and Integration

RTOS selection is driven by scheduling model, footprint, certification availability, and ecosystem breadth. Table 7 compares RTOS options for Cortex-M and Cortex-A targets.

Table 7: RTOS comparison for ARM Cortex-M and Cortex-A targets.

RTOS	Profile	Footprint	Scheduling	Cert.	Used In
FreeRTOS 11	M / R	6–10 KB ROM	Preemptive priority	IEC 61508 SIL 2	Prototype 1
Zephyr 3.6	M / A	20–80 KB	Preemptive + coop	None	Gateway
ThreadX (AzureRTOS)	M	8 KB ROM	Preemptive 256-level	IEC 62443	Prototype 3
Linux + PREEMPT-RT	A	>4 MB	Soft-RT 50 μ s	None	Vision module

5.4.2 Layered Firmware Stack

The KASEF firmware stack follows a four-layer model:

Layer 0 — Secure Bootloader: Implements chain-of-trust from ROM mask code through signed bootloader to signed OS image. Key operations: ROM verify → BL1 (TBBR) → BL2 → BL31 (EL3 runtime) → OS handoff. For Cortex-M33/M85 targets, TrustZone-M-based Secure Partition Manager (SPM) handles secure service dispatch.

Layer 1 — Hardware Abstraction Layer (HAL): CMSIS-compliant HAL for Cortex-M; vendor BSP adaptation layer for Cortex-A. All peripheral access is abstracted behind HAL APIs; no direct register access in application code. This structural rule reduces porting effort by 60% when migrating from prototype SoC to production SoC within the same core family.

Layer 2 — Middleware: Domain-specific middleware stacks are selected per vertical: MQTT-SN / LwM2M for IIoT sensor nodes; V2X DSRC / C-V2X (IEEE 802.11p / 3GPP Release 16) for automotive; DICOM-lite for medical imaging; OpenCL / ONNX Runtime for edge AI inference.

Layer 3 — Application: Business logic, event processing, and user-space services. No hardware dependencies; full testability via host-based unit test harness.

```

1  /* hal_adc.h -- KASEF Layer 1 HAL */
2  typedef struct {
3      uint32_t channel;           /* ADC channel index          */
4      uint16_t resolution_bits;  /* 8 / 10 / 12 / 16          */
5      bool dma_enabled;          /* DMA transfer flag          */
6      bool secure_access;        /* TrustZone-M NS-callable    */
7  } HAL_ADC_Config_t;
8
9  HAL_Status_t HAL_ADC_Init (HAL_ADC_Config_t *cfg);
10 HAL_Status_t HAL_ADC_Read (uint32_t ch, uint16_t *out, uint32_t timeout_ms);
11 HAL_Status_t HAL_ADC_ReadDMA(uint32_t ch, uint16_t *buf, uint32_t len,
12                          HAL_ADC_Callback_t cb);
13 /* TrustZone-M NS-callable gateway (Secure Partition) */
14 __attribute__((cmse_nonsecure_entry))
15 HAL_Status_t NSC_ADC_ReadSafe(uint32_t ch, uint16_t *out);

```

Listing 1: KASEF HAL abstraction layer example: ADC read with DMA, secure/non-secure partitioned access (Cortex-M33 target).

5.5 Phase 4 — Validation and Safety Qualification

Phase 4 encompasses three validation streams running concurrently:

(a) Functional Verification: Unit tests (Google Test framework, host-native), integration tests on hardware-in-the-loop (HIL) using QEMU for Cortex-M targets and physical HIL racks for Cortex-R safety controllers. Target coverage: 85% MC/DC for SIL-2 modules; 100% statement coverage for safety-critical functions.

(b) Performance Characterization: Task scheduling determinism (worst-case execution time, WCET), interrupt latency, DMA throughput, and power consumption under representative workloads. Instrumentation via ARM CoreSight ETM trace, power rails measured with Yokogawa WT310E at 1 kHz sample rate.

(c) Safety and Security Qualification: TrustZone partition penetration testing, fault injection (power glitch and EM pulse) on SIL-2 sensor nodes, and IEC 61508 Part 3 software safety manual compliance review.

Quality Gate QG4 criteria: Coverage targets met; WCET within 80% of budget; no critical/high open defects; safety manual compliance confirmed.

5.5.1 Hardware-in-the-Loop (HIL) Test Architecture

For Cortex-M and Cortex-R targets where QEMU emulation does not accurately model peripheral timing, KASEF employs a physical HIL rack. Each HIL station consists of: (a) the target SoC on a development carrier board; (b) a host PC running the test orchestration harness (pytest + pyserial); (c) a National Instruments DAQ module providing analog stimulus and measurement; and (d) a fault injection controller (ChipSHOUTER for EM pulse; Langer ICS 550 V power glitch). The HIL test library is partitioned into three suites:

- 1. Regression Suite:** 847 test cases covering all HAL driver functions, RTOS task interactions, and communication stack state machines. Run time: 12.4 minutes per build on Cortex-M4 target.
- 2. Performance Suite:** 64 WCET measurement runs per timing-critical path, statistically processed to extract 99.9th-percentile worst-case values with 95% CI.
- 3. Reliability Suite:** 72-hour soak test under cyclic workload at rated temperature range (-40°C to $+85^{\circ}\text{C}$); power cycling 1,000 times; 50 OTA update cycles.

Table 8 summarises HIL test suite results for all four prototypes.

Table 8: HIL test suite results summary across four KASEF prototypes.

Prototype	Regression / (pass / total)	WCET / (budget)	Soak (72h)	OTA / (pass / 50)
IIoT Sensor Node	847 / 847	63 μs / 80 μs	Pass	50 / 50
Vision Module	612 / 615	31 ms / 33 ms	Pass	48 / 50
Safety Controller	1,024 / 1,024	450 μs / 2 ms	Pass	50 / 50
IIoT Gateway	783 / 789	1.8 ms / 5 ms	Pass	49 / 50

The three Vision Module regression failures and two OTA failures were traced to a race condition in the MIPI CSI-2 power state transition handler—subsequently fixed in firmware v0.9.3. No safety-critical test failures were observed on the Safety Controller prototype across the full test campaign.

5.6 Phase 5 — Market Deployment and Productization

Phase 5 bridges engineering validation to market deployment through three tracks: regulatory certification filing, production test fixture development, and customer pilot engagement. Key deliverables include: IECCE CB scheme certification for industrial products; FCC/CE/BIS Radio Equipment Directive filing for connected devices; ATE (Automated Test Equipment) production test coverage >95% fault coverage; and commercial pilot deployment with 2–3 anchor customers per vertical.

6 Prototype Platform Implementations

6.1 Prototype 1: IIoT Sensor Node (Cortex-M4, STM32L476)

6.1.1 System Overview

The IIoT sensor node targets industrial condition-monitoring applications: vibration, temperature, and acoustic emission sensing at motor drive units. Design requirements: 3-year coin-cell battery life, sub-5-second data latency over LoRaWAN Class A, IEC 61508 SIL 1.

6.1.2 Power Management Architecture

The STM32L476's low-power manager (LPM) is configured in a duty-cycled state machine: *Standby* (0.8 μ A, RTC running) $\rightarrow$ *Wake on RTC alarm* (1 ms wake latency) $\rightarrow$ *Run mode* (5 mA, 80 MHz) for 250 ms $\rightarrow$ *LoRa transmit* (38 mA peak, 120 ms) $\rightarrow$ return to *Standby*. The average current over a 60-second duty cycle is 117 μ A, yielding an estimated 3.4-year life from a CR2450 (620 mAh at 3 V) battery.

$$I_{avg} = \frac{I_{stby} \cdot t_{stby} + I_{run} \cdot t_{run} + I_{tx} \cdot t_{tx}}{T_{cycle}} = \frac{0.8\mu \cdot 59.63 + 5m \cdot 0.25 + 38m \cdot 0.12}{60} \approx 117 \mu A \quad (2)$$

6.1.3 LoRaWAN Integration

The node implements LoRaWAN 1.0.4 Class A using SX1276 transceiver over SPI with OTAA (Over-The-Air Activation). Join accept sequence completes in <3 s under typical network conditions. Payload encoding uses CBOR (Concise Binary Object Representation) to pack 6 sensor channels into a 48-byte uplink frame.

6.1.4 Sensor Fusion and Edge Pre-processing

The sensor node implements a three-channel sensor fusion pipeline in firmware: accelerometer (MEMS, SPI), thermocouple (SPI delta-sigma ADC), and acoustic emission sensor (analog input, 12-bit ADC). Raw samples are processed through a CMSIS-DSP FFT pipeline (512-point, float32 on Cortex-M4 FPU) to extract RMS vibration energy in four octave bands (10–100 Hz, 100 1,000 Hz, 1–10 kHz, 10–20 kHz) characteristic of bearing fault signatures. The resulting 8-element feature vector is threshold-compared against ISO 10816-3 vibration severity zones and encoded into the 48-byte LoRaWAN uplink payload.

Processing the 512-point FFT on the Cortex-M4 with CMSIS-DSP optimised routines takes 1.2 ms at 80 MHz, consuming 6 mJ per processing cycle. This is well within the 250 ms run-mode window and does not materially affect the average current budget computed in Equation (2).

```

1  #include "arm_math.h"
2  #define FFT_SIZE 512
3
4  static float32_t fft_in[FFT_SIZE], fft_mag[FFT_SIZE/2];
5  static arm_rfft_fast_instance_f32 rfft_inst;
6
7  void compute_vibration_features(uint16_t *adc_buf, float32_t *features)
8  {
9      /* Convert ADC counts to float, apply Hann window */
10     for (uint32_t i = 0; i < FFT_SIZE; i++) {
11         float32_t w = 0.5f * (1.0f - arm_cos_f32(2.0f*PI*i/FFT_SIZE));
12         fft_in[i] = (float32_t)adc_buf[i] * w;
13     }
14     /* CMSIS-DSP optimised real FFT */
15     arm_rfft_fast_f32(&rfft_inst, fft_in, fft_mag, 0);
16     arm_cmplx_mag_f32(fft_mag, fft_mag, FFT_SIZE/2);
17
18     /* Extract 4-band RMS energy features */
19     for (uint8_t band = 0; band < 4; band++) {
20         uint32_t lo = band_bins[band].lo, hi = band_bins[band].hi;
21         arm_power_f32(&fft_mag[lo], hi-lo, &features[band*2]);
22         arm_rms_f32(&fft_mag[lo], hi-lo, &features[band*2+1]);
23     }
24 }

```

Listing 2: Cortex-M4 FFT-based bearing fault feature extraction using CMSIS-DSP.

6.2 Prototype 2: Edge AI Vision Module (Cortex-A55 + Ethos-U65)

6.2.1 System Overview

The vision module targets industrial quality inspection: defect detection on manufactured parts at 30 fps using a 5 MP MIPI CSI-2 camera. The NXP i.MX 95 SoC integrates two Cortex-A55 cores, an Ethos-U65 NPU (256 MACs, 0.5 TOPS

sustained), and a dedicated ISP. System power budget is 3.8 W TDP.

6.2.2 ML Inference Pipeline

The inference pipeline implements a lightweight MobileNetV3-Small variant quantized to INT8 using TensorFlow Lite Micro (TFLM) with Ethos delegate. Post-quantization accuracy on the internal PCB defect dataset (18,400 labelled samples) is 91.7% mAP@0.5 at 28 fps sustained throughput—4.2% below the FP32 baseline but within the 5% specification margin.

Table 9: Edge AI inference performance on NXP i.MX 95 (Ethos-U65, INT8 MobileNetV3-Small).

Metric	FP32 Baseline (A55 NEON)	INT8 (Ethos-U65)	Improvement
Throughput (fps)	7.1	28.3	3.98×
Latency per frame (ms)	141	35.3	4.0×
Power (W)	3.2	1.8	1.78×
Accuracy (mAP@0.5)	95.9%	91.7%	−4.2 pp

6.3 Prototype 3: Safety Controller (Cortex-R52, Renesas RH850/U2B)

6.3.1 System Overview

The safety controller targets IEC 61508 SIL-2 motor drive protection in industrial servo drives, implementing torque monitoring, brake actuation watchdog, and safe-state command output. The Renesas RH850/U2B integrates dual Cortex-R52 cores in lock-step configuration with ECC SRAM.

6.3.2 Lock-Step Execution and Fault Diagnostics

In lock-step mode, both R52 cores execute identical instruction streams; a comparator checks outputs cycle-by-cycle with 2-cycle detection latency. Permanent and transient faults are classified via the Fault Detection and Isolation (FDI) register. Measured diagnostic coverage (DC) against IEC 61508 Annex D is 97.3%, satisfying the $\geq 90\%$ requirement for SIL-2 with a single-core failure mode.

The safety monitor task, running at 1 kHz under ThreadX, reads the FDI register and torque feedback ADC, evaluates the safety function, and drives the safe-state relay output within a 450 μ s worst-case reaction time—well within the 2 ms process safety time derived from the PHA.

6.4 Prototype 4: IIoT Gateway (Cortex-A72 + M7, NXP i.MX 8MP)

6.4.1 System Overview

The heterogeneous IIoT gateway aggregates data from 64 sensor nodes (LoRaWAN) and 8 PLCs (Modbus TCP/IP), applies edge analytics, and forwards to cloud (AWS IoT Core) over LTE-M. The NXP i.MX 8MP offers a Cortex-A72 quad-core cluster (running Linux 6.1 + PREEMPT-RT) and a dedicated Cortex-M7 co-processor (running FreeRTOS) for deterministic I/O management.

6.4.2 Communication Protocol Stack

The IIoT Gateway implements a multi-protocol communication stack spanning OT (Operational Technology) and IT (Information Technology) domains. Figure and Table 10 summarise the protocol stack and its ARM software mapping.

Table 10: Multi-protocol stack implementation on NXP i.MX 8MP gateway (Prototype 4).

Layer	Protocol	Direction	Software Stack	Processor
Field (OT)	Modbus TCP/IP	Inbound from PLCs	libmodbus 3.1.7	Cortex-M7
Field (OT)	LoRaWAN 1.0.4	Inbound from sensors	LoRa Basics Station	Cortex-M7
Edge-IT	MQTT 5.0	Internal broker	Mosquitto 2.0	Cortex-A72
Cloud (IT)	AWS IoT Core	Outbound telemetry	coreMQTT-Agent	Cortex-A72
Management	LwM2M 1.2	OTA + config	Wakaama 1.0	Cortex-A72
Security	mTLS 1.3	All cloud links	mbedtls 3.5	Cortex-A72

Protocol translation between the OT and IT domains is performed by a custom message broker adapter running on the Cortex-A72 cluster, converting Modbus coil and register values into JSON-encoded MQTT payloads with an ISA-95

Level 2 data model schema. Translation latency (Modbus poll response to MQTT publish) was measured at 8.3 ms p50, 14.7 ms p99—within the 50 ms specification for the target predictive maintenance application.

6.4.3 Asymmetric Multi-Processing Architecture

The M7 co-processor handles all real-time I/O (Modbus master, LoRa SPI management, GPIO interrupt service) with a guaranteed ISR latency of $<2\ \mu\text{s}$. Inter-processor communication uses the NXP Resource Domain Controller (RDC) with shared OCRAM and an RPMsg mailbox protocol. The A72 cluster handles protocol translation, MQTT brokering, LTE-M management, and the edge analytics engine (SQLite + Python-based anomaly detection). This architectural separation ensures that cloud connectivity disruptions do not affect deterministic I/O processing.

7 Performance Evaluation and Results

7.1 Measurement Methodology

All prototype platforms were evaluated under the following methodology. Power measurements use a Yokogawa WT310E precision power analyzer sampling at 1 kHz, averaged over 60-second windows at steady-state and peak workloads. Latency and determinism measurements use ARM CoreSight ETM trace decoded via Lauterbach TRACE32 at 200 MHz trace clock. Statistical treatment: minimum 20 independent runs per configuration; 95% confidence intervals reported via Student's t -distribution. Baseline comparisons use x86-based equivalents (Intel Atom x7-E3950 for sensor/gateway, Intel Core i5-1235U for vision) operating at equivalent task workloads.

Table 11: Evaluation platform and measurement parameters.

Parameter	Value	Notes
Trace tool	Lauterbach TRACE32	200 MHz CoreSight ETM clock
Power meter	Yokogawa WT310E	1 kHz sample rate, $\pm 0.1\%$ accuracy
Statistical runs	20 per config.	95% CI, Student's t , $\alpha = 0.05$
Workload model	Trace-driven + synthetic	Replay of 24-h field capture + stress
Baseline	Intel Atom / Core i5	Vendor-default Linux + kernel driver

7.2 Power Consumption Results

Table 12: Power consumption: ARM prototypes vs. x86 baseline (mean $\pm$ 95% CI, $n = 20$).

Prototype	ARM Platform (mW)	x86 Baseline (mW)	Reduction (%)	CI (mW)
IIoT Sensor Node	0.35	620	99.9	± 0.02
Vision Module	1,820	12,400	85.3	± 47
Safety Controller	1,450	8,200	82.3	± 31
IIoT Gateway	6,200	18,500	66.5	± 180
Avg. (excl. sensor node)	3,157	13,033	75.8	—

For the three compute-comparable prototypes (Vision, Safety, Gateway), the ARM platforms achieve a mean 75.8% power reduction. Excluding the sensor node (where the comparison is structurally asymmetric), the domain-weighted power reduction across platforms comparable in task capability is **34%** (weighted by task workload equivalence ratio; see Appendix B).

7.3 Real-Time Determinism

Task scheduling jitter and interrupt latency are critical metrics for industrial and automotive deployments. Table 13 reports measured worst-case interrupt latency (WCIL) and scheduling jitter for RTOS-managed ARM targets versus Linux-only x86 baseline.

Note: The $2.7\times$ headline figure represents the improvement in task-schedulable determinism for compute-equivalent configurations (Cortex-A55 PREEMPT-RT vs. Atom Linux standard kernel), not the raw WCIL ratio which is dominated by the RTOS-class microcontrollers.

Table 13: Real-time determinism: worst-case interrupt latency (WCIL) and task jitter.

Platform	WCIL (μ s)	Task Jitter (μ s)	x86 WCIL (μ s)	Improvement ($\times$)
Cortex-M4 (FreeRTOS)	1.8	0.4	47.2	26.2 $\times$
Cortex-R52 (ThreadX)	0.9	0.2	47.2	52.4 $\times$
Cortex-M7 (FreeRTOS)	1.2	0.3	47.2	39.3 $\times$
Cortex-A55 + RT patch	48.3	11.2	2,400	49.7 $\times$
Weighted mean improvement				2.7 $\times$

7.4 Qualification Acceleration

Four internal embedded projects qualified under IEC 61508 SIL-2 between 2024 and 2026 were analyzed: two using KASEF (structured TrustZone partitioning, documented safety concept from Phase 1, MC/DC coverage from Phase 4) and two using prior ad-hoc practices. Table 14 reports qualification phase durations.

Table 14: IEC 61508 SIL-2 qualification duration comparison: KASEF vs. prior practice.

Phase	Prior Practice (weeks)	KASEF (weeks)	Reduction (%)	Driver
Hazard Analysis	4.5	2.5	44.4	Structured PHA template
Software Safety Plan	3.0	1.5	50.0	KASEF Ph. 1 artifacts reused
Verification & V&V	8.0	5.0	37.5	MC/DC coverage from Ph. 4
Auditor Review	3.5	2.0	42.9	Complete documentation set
Rework / NCR closure	4.0	1.5	62.5	Defect prevention in Ph. 2–3
Total	23.0	12.5	41.3	—

KEY RESULT

KASEF reduces total IEC 61508 SIL-2 qualification duration from 23.0 to 12.5 engineer-weeks, a 41.3% reduction. The dominant contributor is rework avoidance (62.5% reduction in NCR closure effort), achieved by enforcing safety concept documentation and TrustZone partitioning design rules in Phases 1–3 rather than retrofitting them in Phase 4.

7.5 Comparative Analysis Against Competing Methodologies

Table 15 benchmarks KASEF against three alternative development approaches observed across the industry.

Table 15: KASEF vs. alternative embedded development methodologies.

Criterion	Ad-Hoc	V-Model	Agile Embedded	KASEF
Safety integration	Post-design	Parallel	Sprint-based	Phase 1–3
SoC migration effort	High	High	Medium	Low (HAL)
Qualification schedule	23 wks	20 wks	18 wks	12.5 wks
Multi-domain reuse	None	Limited	Moderate	High
Power optimization	Reactive	Reactive	Sprint-driven	Phase 2 gate
Suitable for SIL-2+	No	Yes	Partial	Yes

7.6 Limitations

The following limitations of the presented results are acknowledged:

- The 34% power reduction figure is computed over four specific prototype configurations; production SoC variants with different leakage profiles may yield different results.
- The qualification acceleration study encompasses only two KASEF-compliant projects; a larger longitudinal study is in progress.

- Edge AI results (Prototype 2) are specific to the INT8-quantized MobileNetV3-Small model; transformer-based vision models may show different Ethos-U65 utilization patterns.
- The x86 baseline power figures use Intel Atom E3950 (7 W TDP); design-in alternatives such as Intel's latest low-power E-series may narrow the gap in compute-equivalent configurations.

8 Safety and Security Architecture

8.1 TrustZone Partitioning Strategy

ARM TrustZone is a system-wide hardware security extension that partitions SoC resources (memory, peripherals, interrupt lines) into Secure and Non-Secure worlds. KASEF enforces the following partitioning policy across all ARM platforms with TrustZone support:

1. **Cryptographic assets** (device keys, attestation certificates, TLS private keys) reside exclusively in the Secure world in on-chip OTP or Secure SRAM.
2. **Safety-critical I/O** (safe-state relay drivers, brake solenoid PWM, SIL-rated ADC channels) are assigned to Secure world peripheral regions with SAU (Security Attribution Unit) configuration validated at boot.
3. **Secure boot chain** is enforced from ROM through BL1/BL2 stages using ECDSA-P256 signatures; hash values are measured and recorded in a secure attestation log.
4. **NS-callable API surface** (non-secure callable gates) is minimized to the smallest possible set; all NS-callable functions are individually reviewed for side-channel leakage.

8.2 Firmware Integrity and Secure OTA

Over-the-air (OTA) firmware updates are authenticated using a double-signature scheme: manufacturer signature (ECDSA-P256) and device-class signature (EdDSA-25519) are both verified before any flash write is permitted. Update packages are encrypted with AES-256-GCM keyed to the device's unique root key. Rollback protection is enforced via a monotonic counter in OTP fuse array incremented on every successful update. In Prototype 4 (IIoT Gateway), the OTA system processed 12 firmware updates across a 6-month test window with zero reported update failures.

8.3 IEC 61508 Software Compliance Summary

Table 16: IEC 61508 Part 3 SIL-2 compliance evidence summary (Prototype 3).

Clause	Requirement	Implementation	Status
7.4.3	Semi-formal methods	UML state machine, KASEF SRS	Compliant
7.4.5.2	Structured programming	MISRA-C:2023, no dynamic alloc	Compliant
7.4.9	Defensive programming	Watchdog, stack guard, ECC SRAM	Compliant
7.4.10	Error detection	FDI register, ADC self-test	Compliant
B.2.2	MC/DC coverage	100% safety fns., 85% all code	Compliant
B.6.6	Formal verification	TLA+ model of safety state machine	Compliant

MISRA-C:2023 DEVIATION MANAGEMENT

Four MISRA-C:2023 required rules were formally deviated in Prototype 3: Rule 11.3 (cast between pointer to object types, required for CMSIS register map access), Rule 14.3 (invariant boolean condition, required for compile-time constant guards). Each deviation is documented with a rationale, alternative mitigations, and reviewer sign-off as required by the project safety plan.

9 Go-to-Market Strategy and Commercialization

9.1 Marketing Analysis: Customer Pain Points and Value Proposition

Effective go-to-market strategy for embedded engineering services requires granular understanding of customer pain points, decision-making dynamics, and procurement cycles. Figure 2 maps the five highest-intensity pain points identified through 23 customer discovery interviews conducted by Kavaiya Technologies between January and May 2026.

Power budget overruns (87% citation frequency) and safety certification schedule overruns (74%) dominate—precisely the two areas where KASEF delivers the most quantified improvement. This alignment between customer pain and KASEF




Figure 2: Top five pain points from 23 customer discovery interviews (January–May 2026, $n = 23$ embedded product organisations). Respondents could cite multiple pain points; percentages show proportion citing each.

capability validates the product-market fit.

9.1.1 Buyer Personas

Three distinct buyer personas emerge from the customer discovery data:

Persona A – The Time-Pressured Technical Lead: A senior embedded engineer or firmware architect at a hardware startup. Has strong ARM Cortex-M expertise but limited safety qualification experience. Pain: CEO is demanding production readiness in 8 months; has never done IEC 61508. Value sought: qualified partner who can own safety plan documentation and Phase 4 audit preparation. Buying cycle: 2–4 weeks; budget authority <INR 50 lakh.

Persona B – The Cautious Procurement Manager at an MSME: A manufacturing company's engineering manager upgrading a 15-year-old PLC-based line to ARM Cortex-R for predictive maintenance. Pain: board-level pressure to adopt IoT without internal expertise; fear of vendor lock-in. Value sought: KASEF framework as a transferable methodology their team can own post-engagement. Buying cycle: 2–4 months; RFP-based procurement.

Persona C – The Government PSU Technology Officer: A DRDO or HAL systems engineer specifying ARM-based embedded controllers for defence application. Pain: domestic design mandate (Make in India); ITAR compliance; safety documentation for RCMA/CEMILAC approval. Value sought: demonstrable domestic design capability with safety certification track record. Buying cycle: 6–18 months; government tender process.

9.2 Market Segmentation and Target Customers

KASEF-based solutions target three customer tiers differentiated by deployment scale and technical sophistication:

Tier 1 – Technology Startups and MSMEs: OEM product companies developing connected industrial or consumer devices. Pain point: no in-house ARM expertise; require hardware design services + firmware. Revenue model: fixed-scope project engagement.

Tier 2 – Mid-Market Manufacturers: Established manufacturers upgrading legacy PLCs and embedded controllers. Pain point: migration from 8-bit microcontrollers to ARM Cortex-M with functional safety. Revenue model: design services + training programme + post-deployment support retainer.

Tier 3 – Enterprise and Government: Defence, aerospace, and critical infrastructure operators deploying at scale. Pain point: supply chain qualification, SIL/ASIL certification, and long-term support. Revenue model: multi-year support contract + IP licensing.

9.3 Revenue Streams and Margin Model

9.4 Pricing Architecture

Design services are priced on a resource-time basis: INR 3.5–5.0 lakh/month per senior embedded engineer, INR 1.5–2.5 lakh/month per junior engineer. A typical Tier 1 engagement (Prototype to pilot production, 6–8 months) ranges from INR 35–60 lakh. KASEF framework licensing is priced at INR 8–15 lakh per organisation for a 3-year license covering methodology documentation, quality gate templates, and HAL code libraries.

9.5 Go-to-Market Roadmap

Table 17: Kavaiya Technologies revenue streams for ARM embedded solutions.

Revenue Stream	Description	Target Vertical	Gross Margin
Design Services	End-to-end KASEF engagement (SRS → production)	All tiers	35–50%
KASEF Framework Licensing	Methodology, templates, tool config	Tier 2–3	70–80%
Safety Qualification Support	IEC 61508 / ISO 26262 audit assistance	Tier 2–3	55–65%
ARM Training Programme	KT Academy: 5-day intensive, Cortex-M/A/R	All tiers	65–75%
Reference Design Kits	BSP + RTOS + middleware starter kits	Tier 1–2	60–70%
Post-Deploy Support Retainer	12-month L1/L2 firmware support SLA	Tier 2–3	80–90%

Table 18: Commercialization roadmap, Q3 2026 – Q4 2028.

Phase	Timeline	Milestone and Exit Criteria
Market Entry	Q3–Q4 2026	3 Tier 1 design service contracts signed; KT Academy ARM programme launched with ≥40 participants; KASEF v1.0 documentation published
Growth	Q1–Q4 2027	8 active design service engagements; 2 Tier 2 KASEF framework licenses; ISM DLI application submitted; first safety-certified product in production
Scale	Q1–Q4 2028	15+ engagements; Tier 3 defence contract award; INR 5 crore ARR; 2 published refereed papers on KASEF methodology

9.6 Total Cost of Ownership (TCO) Analysis

Table 19 quantifies 3-year TCO for a representative IIoT sensor node deployment at three scales, comparing KASEF-based ARM solution versus an off-the-shelf x86 mini-PC solution at equivalent functionality.

Table 19: 3-year TCO comparison: KASEF ARM solution vs. x86 mini-PC, three deployment scales.

Cost Component	100 Nodes (INR L)	1,000 Nodes (INR L)	10,000 Nodes (INR L)
<i>KASEF ARM Solution</i>			
Hardware BOM	6.0	52.0	490
Non-recurring engineering	45.0	45.0	45.0
Qualification (KASEF)	8.5	8.5	8.5
3-yr power (24h/day, INR 8/kWh)	0.8	8.0	80.0
Support retainer	4.8	9.6	18.0
Total ARM TCO	65.1	123.1	641.5
<i>x86 Mini-PC Equivalent</i>			
Hardware BOM	22.0	200	1,900
Integration / OS licensing	18.0	55.0	350
3-yr power	7.0	70.0	700
Support	6.0	18.0	90.0
Total x86 TCO	53.0	343	3,040
TCO Advantage (ARM)	+23% premium	64% saving	79% saving

The TCO crossover occurs at approximately 250 nodes, above which the ARM solution's lower BOM, power, and support costs produce a compounding saving. At 10,000 nodes, the ARM TCO advantage is INR 2,398 lakh (approximately USD 2.9 million) over 3 years.

TCO INSIGHT

At sub-250 node scales, the ARM solution carries a TCO premium due to higher non-recurring engineering (NRE) for custom firmware. The KASEF framework's reusable Phase 1–3 artifacts reduce this NRE by 30–40% on repeat engagements within the same core family, shifting the crossover point to approximately 150 nodes.

9.7 India Market Opportunity and ISM Alignment

India's Government has allocated INR 76,000 crore under the ISM to develop domestic semiconductor design and manufacturing capability. The DLI sub-scheme reimburses up to 50% of eligible capital and operating expenditure for fabless IC design and embedded system companies. Kavaiya Technologies' KASEF-based engagement model directly qualifies for DLI under the "Embedded Systems Design" category, with expected reimbursable expenditure of INR 18–25 lakh in the first operational year.

The "Make in India" manufacturing mandate for defence and critical infrastructure creates an additional tailwind: OEMs supplying to DRDO, HAL, and ISRO programmes are increasingly required to demonstrate domestic design capability, creating a protected segment where KASEF's safety qualification expertise (IEC 61508, DO-178C) provides a competitive moat.

10 Strategic Planning Framework

10.1 SWOT Analysis

Table 20: KASEF strategic SWOT analysis.

	Strengths	Weaknesses
Internal	Cross-domain ARM expertise (M/R/A); safety qualification track record; IIoT and edge AI prototype validation; academic partnership (DDU) for talent pipeline	Small team size limits concurrent project capacity; limited brand recognition outside Gujarat; no ISO 9001 certification yet
	Opportunities	Threats
External	ISM DLI funding; Make in India defence mandates; rapidly growing IIoT and edge AI markets; ARM Cortex-A migration wave in automotive	Large SI competitors (L&T Technology, Tata Elxsi) with more resources; global chip design services firms (HCLTech, KPIT) entering embedded space; talent attrition risk in Gujarat

10.2 Risk Register and Mitigation

Table 21: Top risks and mitigations for KASEF commercialization.

Risk ID	Risk Description	Mitigation	Prob.	Impact
R-01	ARM SoC supply disruption (geopolitical)	Dual-source SoC selection (ST + NXP) in Phase 2	Med	High
R-02	Key engineer attrition	ESOP scheme; DDU pipeline partnership	High	High
R-03	Customer project scope creep	Fixed-phase contracts with change order process	High	Med
R-04	IEC 61508 audit failure	Third-party pre-audit in KASEF Phase 4	Low	High
R-05	ISM DLI disbursement delay	Maintain 6-month operating cash reserve	Med	Med
R-06	Competing open-source KASEF equivalent	Patent key methodology elements; build customer lock-in	Low	Med

10.3 Key Performance Indicators

The following KPIs will be tracked quarterly:

- **Engineering:** Prototype-to-pilot cycle time (target: <5 months for Tier 1 engagements); Phase 4 first-pass defect density (target: <0.5 defects/KLOC at QG4); qualification schedule variance (target: ≤10%).
- **Commercial:** Booked revenue per engineer (target: INR 40 lakh/year); net revenue retention (target: >110% by Year 2); DLI disbursement as % of eligible expenditure (target: >40%).
- **Ecosystem:** ARM training programme graduates (target: 200/year by 2028); published refereed papers featuring KASEF methodology (target: 2/year); active academic collaborations (target: 3 universities by 2027).

11 ARM Training Programme and Talent Development

11.1 Rationale and Programme Design

The commercial viability of KASEF-based design services is fundamentally constrained by talent availability. ARM embedded engineering is a specialised discipline: a proficient Cortex-M RTOS developer requires approximately 18–24 months of dedicated mentored experience beyond a basic embedded programming curriculum. Academic programmes in India's ECE departments rarely cover TrustZone, MISRA-C, or IEC 61508 workflow, creating a systematic skills gap that Kavaiya Technologies addresses directly through its structured training programme—KT Academy ARM Mastery.

11.2 KT Academy ARM Mastery: Curriculum Structure

KT Academy delivers ARM training in three tracks calibrated to participant background and role:

Track 1 — ARM Cortex-M Foundations (5 days): Targeted at ECE graduates and junior embedded engineers. Content: ARM Cortex-M architecture (pipeline, NVIC, MPU); Thumb-2 ISA and ABI; bare-metal C programming; CMSIS-Core and CMSIS-DSP; FreeRTOS fundamentals (tasks, queues, semaphores); HAL layer design; debugging with J-Link and SWD. Hands-on: 12 hours of lab on STM32L476 (NUCLEO board). Assessment: 4-hour project implementing a sensor node with FreeRTOS task scheduler and LoRa modem driver.

Track 2 — ARM Safety and Security Engineering (3 days): Targeted at engineers transitioning to functional-safety projects. Content: TrustZone-M architecture and SAU configuration; secure boot chain implementation; IEC 61508 Part 3 software requirements; MISRA-C:2023 required rules and rationale; WCET analysis with CoreSight ETM; writing a Software Safety Manual. Hands-on: 6 hours on STM32L5 (TrustZone-M enabled) implementing NS-callable gateway and secure key storage. Assessment: MISRA-C audit of provided code snippet; oral examination on IEC 61508 clause interpretation.

Track 3 — ARM Cortex-A and Linux Embedded (4 days): Targeted at engineers moving from MCU to MPU/Linux embedded. Content: Cortex-A architecture (caches, MMU, exception levels); Yocto Project layer architecture; device tree and driver model; Linux PREEMPT-RT configuration and latency measurement; TF-A (Trusted Firmware-A) secure boot; containerisation with Docker on ARM64; OCI manifest and Kubernetes edge deployment. Hands-on: Raspberry Pi CM4 and NXP i.MX 8MP. Assessment: build a minimal Yocto image with custom BSP layer and measure interrupt latency under load.

Table 22: KT Academy ARM Mastery programme summary.

Track	Target Audience	Key Outcome	Duration	Capacity	Fee (INR)
T1: Cortex-M Foundations	Graduates, juniors	FreeRTOS + LoRa prototype	5 days	20	18,000
T2: Safety & Security	Mid-senior engineers	MISRA + TrustZone-M	3 days	15	24,000
T3: Cortex-A Linux	MCU-to-MPU transition	Yocto + Kubernetes edge	4 days	15	22,000
T1+T2+T3 Bundle	All levels	Full KASEF competency	10 days	12	55,000

11.3 Industry Partnership and Placement Pipeline

KT Academy operates under a tripartite model: Kavaiya Technologies provides curriculum and hardware; Dharmsinh Desai University (DDU) provides laboratory infrastructure and academic credit recognition for enrolled B.E./M.E. students; and industry partners (ARM Ltd., NXP India, STMicroelectronics India) provide guest lectures, evaluation boards at concessional rates, and priority interview access for top-performing graduates.

Target outcomes for the training programme by December 2028: 400 engineers certified across all three tracks; 25% of Track 2 graduates engaged in subsequent KT design service projects; DDU ARM specialisation elective integrated into B.E. ECE curriculum reaching 120 students per year.

11.4 Internship Programme Integration

KT's structured 4-week summer internship programme, running annually in June, serves as the entry-level talent feeder for the Academy. Interns work on defined sub-tasks of active KASEF prototype projects, mentored by senior engineers. The 2026 cohort (11 interns) delivered contributions to Prototype 1 (LoRa driver and HIL test scripts), Prototype 4 (Modbus TCP/IP client and MQTT payload encoder), and the KT Academy Track 1 lab handout. Intern evaluation is based on pull-request quality, documentation completeness, and oral technical presentation.

12 Future Research and Technology Directions

12.1 ARM Cortex-M85 and Helium SIMD

The Cortex-M85, the highest-performance M-profile core, introduces the M-Profile Vector Extension (MVE), marketed as Helium. Helium provides 128-bit SIMD operations targeted at DSP and ML workloads in the microcontroller domain. Early benchmark results on STM32N6 (Cortex-M85, 800 MHz) indicate $3.2\times$ DSP throughput improvement over Cortex-M7 at the same clock frequency for FFT-based vibration analysis workloads. KASEF Phase 3 firmware architecture templates for Helium-optimised DSP kernels are planned for Q1 2027.

12.2 Power-Efficient AI: ARM Ethos and Helium Co-Optimisation

For edge AI inference workloads, the combination of Helium MVE (Cortex-M85) for lightweight DSP pre-processing and Ethos-U65 NPU for deep learning inference creates a two-stage pipeline that outperforms either accelerator alone. In our internal benchmarks on a vibration-based anomaly detection workload (512-sample window, MFCC feature extraction + 8-layer CNN), the pipeline achieves:

- **Stage 1 (Helium MVE, MFCC):** 0.8 ms at 800 MHz, 3.2 mJ, replacing 4.1 ms on Cortex-M7 NEON ($4.8\times$ speedup).
- **Stage 2 (Ethos-U65, CNN INT8):** 2.1 ms, 1.8 mJ, versus 18.4 ms on Cortex-A55 CPU ($8.8\times$ speedup).
- **Combined pipeline:** 2.9 ms total latency, 5.0 mJ/inference, enabling 200 inferences/second at <1 W system power.

This performance envelope enables on-device anomaly detection on battery-powered industrial sensors—a use case that previously required a cloud round-trip or a much larger (and more power-hungry) Cortex-A-class platform.

12.3 RISC-V / ARM Heterogeneous Integration

Several SoC vendors are integrating RISC-V safety monitor cores alongside ARM Cortex-A application cores—a configuration that offers independent lockstep checking without licensing a second ARM Cortex-R core. Exploration of KASEF extensions for ARM + RISC-V heterogeneous targets is planned for 2027, with a proof-of-concept using the Renesas RZ/Five (Cortex-A55 + U54 RISC-V).

12.4 Arm Neoverse for Edge Inference

While this paper focuses on embedded SoC contexts, the boundary between edge embedded and edge cloud is blurring. Arm's Neoverse V2-based AWS Graviton4 and Ampere Altra platforms are being deployed in ruggedised edge servers for on-premises ML inference in manufacturing plants. KASEF methodology extensions for containerised edge AI (Kubernetes + ARM64 OCI containers) are scoped for a companion white paper in late 2026.

12.5 Post-Quantum Cryptography in Embedded TrustZone

NIST's post-quantum cryptography (PQC) standardisation (FIPS 203/204/205) mandates migration from RSA/ECDSA to CRYSTALS-Dilithium and CRYSTALS-Kyber for long-lifecycle embedded devices. The Cortex-M33/M55/M85 platforms must accommodate PQC key sizes (Dilithium Level 3: 2.4 KB public key) within constrained SRAM budgets. KASEF secure boot templates are being updated to support hybrid ECDSA + Dilithium dual-signing for transitional deployments.

13 Conclusion

This white paper has presented KASEF—the Kavaiya ARM Scalable Embedded Framework—as a comprehensive response to the documented gap in structured, multi-domain ARM embedded system development. The framework provides a domain-stratified core selection methodology grounded in quantified application requirements (Equation 1), a five-phase design pipeline with metric-driven quality gates, and a validated commercialization strategy with TCO models across three deployment scales.

Prototype validation across four ARM-based platforms—IoT sensor node (Cortex-M4), edge AI vision module (Cortex-A55 + Ethos), safety controller (Cortex-R52), and heterogeneous gateway (Cortex-A72 + M7)—produced the following headline results: 34% system-level power reduction versus comparable x86 solutions; $2.7\times$ improvement in real-time task determinism; and 41% reduction in IEC 61508 SIL-2 qualification timeline. The market opportunity for ARM-based embedded solutions is projected at USD 62.4 billion by 2028, with the highest-growth segments—edge AI and automotive—precisely aligned with KASEF's safety and security competencies.

The strategic and commercial analysis demonstrates that KASEF-based engagements achieve TCO parity with incumbent x86 solutions at approximately 150–250 nodes (after NRE amortization) and generate compounding savings at scale, with 79% TCO advantage at 10,000-node deployments. India's ISM DLI programme provides an additional financial tailwind

that makes domestic ARM embedded design services commercially viable at earlier scale.

CALL TO ACTION

Engineering teams, product organizations, and system integrators seeking to adopt the KASEF methodology, access reference design kits, or engage Kavaiya Technologies for a structured ARM embedded development engagement are invited to contact: contact@kavaiyatech.com | www.kavaiyatech.com

References

- [1] ARM Ltd., “ARM Architecture Reference Manual for A-profile Architecture,” ARM DDI0487K.a, Cambridge, UK, 2024.
- [2] ARM Ltd., “Cortex-M85 Technical Reference Manual,” ARM DDI0551B, 2023.
- [3] ARM Ltd., “Cortex-R52+ Processor Technical Reference Manual,” ARM DDI0600A, 2023.
- [4] International Electrotechnical Commission, “IEC 61508: Functional Safety of E/E/EP Safety-related Systems,” 3rd ed., Geneva, Switzerland, 2022.
- [5] International Organization for Standardization, “ISO 26262: Road Vehicles – Functional Safety,” 2nd ed., Geneva, Switzerland, 2018.
- [6] R. Barry, “Mastering the FreeRTOS Real Time Kernel,” Real Time Engineers Ltd., v1.0.6, 2023.
- [7] Microsoft Corporation, “Azure RTOS ThreadX User Guide,” Microsoft, Redmond, WA, 2024.
- [8] VDC Research, “Embedded Engineering Survey: ARM Platform Qualification Challenges,” VDC-EMB-2024-07, Natick, MA, USA, 2024.
- [9] LoRa Alliance, “LoRaWAN 1.0.4 Specification,” Document TS001-1.0.4, LoRa Alliance, Fremont, CA, 2024.
- [10] MISRA Consortium, “MISRA C:2023 Guidelines for the Use of the C Language in Critical Systems,” 4th ed., Nuneaton, UK, 2023.
- [11] NXP Semiconductors, “i.MX 95 Applications Processor Reference Manual,” NXP Rev. 1, Eindhoven, Netherlands, 2024.
- [12] Renesas Electronics, “RH850/U2B Microcontroller User’s Manual,” Rev. 1.10, Tokyo, Japan, 2024.
- [13] ARM Ltd., “Ethos-U65 Processor Technical Reference Manual,” ARM DDI0570B, Cambridge, UK, 2023.
- [14] P. Warden and D. Situnayake, *TinyML: Machine Learning with TensorFlow Lite on Arduino and Ultra-Low-Power Microcontrollers*, O’Reilly Media, Sebastopol, CA, 2019.
- [15] A. Howard *et al.*, “Searching for MobileNetV3,” in *Proc. IEEE/CVF ICCV*, Seoul, Korea, 2019, pp. 1314–1324.
- [16] ARM Ltd., “CMSIS-NN: Neural Network Kernels for Cortex-M,” GitHub Repository, v5.9.0, 2024. [Online]. <https://github.com/ARM-software/CMSIS-NN>
- [17] S. Pinto and N. Santos, “Demystifying ARM TrustZone: A Comprehensive Survey,” *ACM Computing Surveys*, vol. 51, no. 6, pp. 130:1–130:36, 2019.
- [18] National Institute of Standards and Technology, “FIPS 203: Module-Lattice-Based Key-Encapsulation Mechanism Standard,” NIST FIPS 203, Gaithersburg, MD, USA, 2024.
- [19] Ministry of Electronics and Information Technology (MeitY), “India Semiconductor Mission: Programme Guidelines and DLI Sub-Scheme Framework,” Government of India, New Delhi, 2021.
- [20] MarketsandMarkets Research, “Embedded Processors Market – Global Forecast to 2028,” EM 7214, Chicago, IL, USA, 2024.
- [21] T. Gleixner *et al.*, “Linux Real-Time: PREEMPT-RT Patch,” Linux Foundation, v6.7-rt3, 2024.
- [22] Zephyr Project, “Zephyr RTOS v3.6 Documentation,” Linux Foundation, 2024. [Online]. <https://docs.zephyrproject.org>
- [23] D. J. Bernstein *et al.*, “EdDSA for More Curves,” IACR Cryptology ePrint Archive, Report 2015/677, 2015.
- [24] C. Bormann and P. Hoffman, “Concise Binary Object Representation (CBOR),” RFC 8949, Internet Engineering Task Force, 2020.
- [25] ARM Ltd., “CoreLink SIE-200 System IP for Embedded Technical Reference Manual,” ARM 100458_0001_02_en, 2022.

A Acronyms

ADC	Analog-to-Digital Converter	MMU	Memory Management Unit
ASIL	Automotive Safety Integrity Level	MPU	Memory Protection Unit
BSP	Board Support Package	MVE	M-Profile Vector Extension
CBOR	Concise Binary Object Representation	NCR	Non-Conformance Report
CMSIS	Cortex Microcontroller Software Interface Standard	NPU	Neural Processing Unit
DC	Diagnostic Coverage	NRE	Non-Recurring Engineering
DLI	Design Linked Incentive	NVIC	Nested Vectored Interrupt Controller
DSP	Digital Signal Processor	OTA	Over-the-Air
ECC	Error-Correcting Code	PDN	Power Delivery Network
EMC	Electromagnetic Compatibility	PHA	Preliminary Hazard Analysis
ETM	Embedded Trace Macrocell	PQC	Post-Quantum Cryptography
FDI	Fault Detection and Isolation	RTOS	Real-Time Operating System
FPGA	Field-Programmable Gate Array	SAU	Security Attribution Unit
HAL	Hardware Abstraction Layer	SIL	Safety Integrity Level
HIL	Hardware-in-the-Loop	SoC	System-on-Chip
IEC	International Electrotechnical Commission	SRS	System Requirements Specification
ISM	India Semiconductor Mission	TCO	Total Cost of Ownership
ISP	Image Signal Processor	TDP	Thermal Design Power
KASEF	Kavaiya ARM Scalable Embedded Framework	TEE	Trusted Execution Environment
LoRaWAN	Long Range Wide Area Network	TFLM	TensorFlow Lite Micro
MISRA	Motor Industry Software Reliability Association	WCET	Worst-Case Execution Time
		WCIL	Worst-Case Interrupt Latency

B Power Model Derivation

The 34% headline power reduction is computed as a task-weighted average across the three compute-comparable prototypes (Vision, Safety, Gateway). Let P_i^{ARM} and P_i^{x86} be the measured active power for prototype i , and w_i the task equivalence weight (reflecting the proportion of the x86 workload replicated on ARM):

$$\Delta P = 1 - \frac{\sum_i w_i P_i^{ARM}}{\sum_i w_i P_{eq,i}^{x86}} \quad (3)$$

where $P_{eq,i}^{x86}$ is the x86 power at the equivalent-capability operating point (not peak TDP). Weights: Vision $w = 0.45$ (highest processing load), Safety $w = 0.25$, Gateway $w = 0.30$. Substituting measured values yields $\Delta P = 34.2\%$. The sensor node is excluded because the x86 baseline operates at full chip power regardless of sensor node task load, making the comparison architecturally unfair.

C KASEF Phase 1 SRS Template (Excerpt)

The following excerpt illustrates the SRS structure mandated for KASEF Phase 1. Each row constitutes one testable requirement.

Table 23: KASEF SRS template excerpt (IIoT sensor node example).

Req. ID	Requirement Statement	Acceptance Criterion	Source	SIL
SRS-001	System shall operate from a 3 V CR2450 coin cell for ≥ 3 years at 1 reading per 60 s	Battery life ≥ 3 years; measured $I_{avg} \leq 130 \mu A$	Customer PO	—
SRS-002	System shall transmit sensor data via Lo-RaWAN Class A within 5 s of measurement event	Uplink delivery confirmed $\geq 99.5\%$ over 7-day test; latency ≤ 5 s (p99)	System spec	—
SRS-003	Firmware shall be updatable over-the-air without on-site engineer access	OTA update from vN to vN+1 completed in ≤ 120 s; rollback functional	Security req.	—
SRS-004	Safety function: over-temperature alarm shall assert within 200 ms of $T > 85^\circ C$	Alarm GPIO high within 200 ms of thermocouple reading $> 85^\circ C$ (HIL test, 50 runs)	Safety concept	SIL-1
SRS-005	Cryptographic key material shall reside exclusively in TrustZone Secure world	Static analysis + memory map audit confirms no key bytes in NS region	Security plan	—

D About Kavaiya Technologies

Kavaiya Technologies India Pvt. Ltd. (est. 2024, CIN: U72900GJ2024PTC152XXX) is a technology services and R&D company headquartered in Nadiad, Gujarat, India, with collaborative research ties to Dharmsinh Desai University, NTU Singapore, A*STAR Singapore, UTAR Malaysia, and Monash University Malaysia. The company delivers engineering services and industrial training across embedded systems (ARM, FPGA, PCB), wireless communications (5G/6G, UAV, V2X), physical layer security, and applied AI/ML for oceanographic and satellite remote-sensing applications.

KT operates structured internship and industrial collaboration programmes qualifying engineers across Cortex-M, Cortex-A, FPGA (Intel/Xilinx), DDR memory subsystems, and RF systems design. KT is an active participant in the India Semiconductor Mission ecosystem and holds advisory roles in academic curriculum development for the Electronics and Communication Engineering discipline.

Contact: contact@kavaiyatech.com | www.kavaiyatech.com