
# Level-1 Design-2 Verification

The verification environment was setup using Vyoma's UpTickPro provided for the hackathon.



#### Verification Environment

The CoCoTb based Python test was developed as explained. The test drives inputs to the Design Under Test (1011 Sequence detector module here) which takes in 1-bit input *inp\_bit* and gives 1-bit output *seq\_seen* which goes high when an input sequence of 1011 is detected in an overlapping sense (Overlapping a non-sequence).

### Test 1: Input 11011 not detected as a sequence

The values were assigned to the input port using

```
test_seq = [1,1,0,1,1]
dut.inp_bit.value = test_seq[0]
await FallingEdge(dut.clk)
dut.inp_bit.value = test_seq[1]
await FallingEdge(dut.clk)
dut.inp_bit.value = test_seq[2]
await FallingEdge(dut.clk)
dut.inp_bit.value = test_seq[3]
await FallingEdge(dut.clk)
dut.inp_bit.value = test_seq[4]
await FallingEdge(dut.clk)
dut.inp_bit.value = test_seq[4]
await FallingEdge(dut.clk)
dut.inp_bit.value = 0  # driving the inp_bit to 0 to allow
another test case to execute, since this value is propagating to the next test and
```

```
changing the current_state value
await Timer(1, units='ns')
```

The assert statement was used for comparing the mux's output to the expected value.

The following assert statement was used:

```
assert dut.seq_seen.value == 1, f'Sequence must be detected but is not detected.
Given sequence = {test_seq}. Model Output: {dut.seq_seen.value} Expected Ouput: 1'
```

### Test Scenario 1 (Important)

- Test Inputs: An input test sequence 11011 was driven to the sequence detector
- Expected Output: seq\_seen = 1
- Observed Output in the DUT dut.seq\_seen.value = 0

### Test 2 : Input 10<u>1011</u> not detected as a sequence

The values were assigned to the input port using

```
test_seq = [1,0,1,0,1,1]
    dut.inp_bit.value = test_seq[0]
    await FallingEdge(dut.clk)
    dut.inp_bit.value = test_seq[1]
    await FallingEdge(dut.clk)
    dut.inp bit.value = test seq[2]
    await FallingEdge(dut.clk)
    dut.inp_bit.value = test_seq[3]
    await FallingEdge(dut.clk)
    dut.inp_bit.value = test_seq[4]
    await FallingEdge(dut.clk)
    dut.inp_bit.value = test_seq[5]
    await FallingEdge(dut.clk)
    dut.inp_bit.value = 0
                                      # driving the inp_bit to 0 to allow another
test case to execute, since this value is propagating to the next test and
changing the current_state value
    await Timer(1, units='ns')
```

The assert statement was used for comparing the sequence detector's output to the expected value.

The following assert statement was used:

```
assert dut.seq_seen.value == 1, f'Sequence must be detected but is not detected.
Given sequence = {test_seq}. Model Output: {dut.seq_seen.value} Expected Ouput: 1'
```

### Test Scenario 2 (Important)

- Test Inputs: An input test sequence 101011 was driven to the sequence detector
- Expected Output: seq\_seen = 1
- Observed Output in the DUT dut.seq\_seen.value = 0

#### **Failed Test Cases**

```
vyoma /workspace/challenges-Coditya0809/level1_design2 (uptickpro) $ make
make -f Makefile results.xml
sim build/sim.vvp
                                                                                                                                         Did not detect Python virtual environment. Using sy
      -.--ns INFO
0.00ns INFO
                        cocotb.gpi ../gpi/GpiCommon.cpp:99 in gpi_print_registered_impl VPI registered
Running on Icarus Verilog version 11.0 (stable)
Running tests with cocotb v1.6.2 from /workspace/.pyenv_mirror/fakeroot/versions/3.8.13/lib/python3.8/site-packages/cocotb
      0.00ns INFO
      0.00ns INFO Seeding Python random module with 1658580244
0.00ns WARNING Pytest not found, assertion rewriting will not occur
                        Found test test_seq_detect_1011.test_seq_bug1
Found test_test_seq_detect_1011.test_seq_bug2
Found test_test_seq_bug1 (1/2)
#### CTB. Develop your test here! ######
test_seq_bug1 failed
      0.00ns INFO
0.00ns INFO
      0.00ns INFO
 15000.00ns INFO
65001.00ns INFO
                        Traceback (most recent call last):
File "/workspace/challenges-Coditya0809/level1_design2/test_seq_detect_1011.py", line 42, in test_seq_bug1
assert dut.seq_seen.value == 1, f'Sequence must be detected but is not detected. Given sequence = {test_seq}. Model Output: {dut.seq_seen.value
} Expected Ouput: 1'
                                                     must be detected but is not detected. Given sequence = [1, 1, 0, 1, 1]. Model Output: 0 Expected Ouput: 1
                        running test_seq_bug2 (2/2)
#### CTB: Develop your test here! ######
test_seq_bug2 failed
 65001.00ns INFO
 80001.00ns INFO
140002.00ns INFO
                         Traceback (most recent call last):
File "/workspace/challenges-Coditya0809/level1_design2/test_seq_detect_1011.py", line 74, in test_seq_bug2
                             assert dut.seq_seen.value == 1, f'Sequence must be detected but is not detected. Given sequence = {test_seq}. Model Output: {dut.seq_seen.value
} Expected Ouput: 1'
                        AssertionError: Sequence must be detected but is not detected. Given sequence = [1, 0, 1, 0, 1, 1]. Model Output: 0 Expected Ouput: 1
140002.00ns INFO
                         ** TEST STATUS SIM TIME (ns) REAL TIME (s) RATIO (ns/s) **
                         ** TESTS=2 PASS=0 FAIL=2 SKIP=0 140002.00 0.02 8266501.82
make[1]: Leaving directory '/workspace/challenges-Coditya0809/level1_
vyoma /workspace/challenges-Coditya0809/level1_design2 (uptickpro) $
```

Output mismatches for the above input sequence proving that there is a design bug

### Design Bug

Based on the above test inputs and analysing the design, we see the following

```
case(current state)
    IDLE:
    begin
    if(inp bit == 1)
        next_state = SEQ_1;
    else
        next_state = IDLE;
    end
    SEQ 1:
    begin
    if(inp_bit == 1)
        next state = SEQ 1;
    else
        next state = IDLE;
                                 <==== BUG, must remain in SEQ 1</pre>
    end
    SEQ_10:
```

```
begin
if(inp bit == 1)
    next_state = SEQ_101;
else
    next state = IDLE;
end
SEQ 101:
begin
if(inp_bit == 1)
    next_state = SEQ_1011;
else
    next_state = IDLE; <==== BUG, must change to SEQ_10</pre>
end
SEQ_1011:
begin
next_state = IDLE;
end
endcase
```

For the seq\_detect\_1011 design, the logic for case SEQ\_1 when *inp\_bit* is 1, changes state to *IDLE*. Therefore, when the sequence occurs after *odd number* of ones '1', the sequence, although occured, does not get detected.

Also, another bug in the logic is for the case SEQ\_101 when *inp\_bit* is 0, changes state to *IDLE*. Therefore, when the suquence occurs after the combination '10', it will not be detected.

The design was fixed by simply, reatining the state SEQ\_1 when inp\_bit 1 occurs and for SEQ\_101 when inp\_bit is 0, the state is limited to change to SEQ\_10, since a 10 has already been detected of the sequence 1011.

### Design Fix

Updating the design and re-running the test makes the test pass.

```
make[1]: Leaving directory '/workspace/challenges-Coditya0809/level1_design2'
make[]: Leaving directory /workspace/challenges-coditya0809/levell_design2 (uptickpro) $ make make -f Makefile results.xml make[]: Entering directory '/workspace/challenges-Coditya0809/levell_design2' /home/linuxbrew/.linuxbrew/bin/iverilog -o sim_build/sim.vvp -D COCOTB_SIM=1 -s seq_detect_1011 /levell_design2/seq_detect_1011.v
                                                                                                                                    -f sim_build/cmds.f -g2012 /workspace/challenges-Coditya0809
MODULE=test_seq_detect_1011 TESTCASE= TOPLEVEL=seq_detect_1011 TOPLEVEL_LANG=verilog \
//home/linuxbrew/.linuxbrew/bin/vvp -M /workspace/.pyenv_mirror/user/3.8.13/lib/python3.8/site-packages/cocotb/libs -m libcocotbvpi_icarus
        .--ns INFO
                                                                                                                                                  Did not detect Python virtual environment. Using sy
                          cocotb.gpi
                                                                      ..mbed/gpi_embed.cpp:76 in set_program_name_in_venv
stem-wide Python interpreter
-.--ns INFO cocotb.
                                                                                                                                                  VPI registered
                          cocotb.gpi
                                                                       ../gpi/GpiCommon.cpp:99 in gpi print registered impl
                          Running on Icarus Verilog version 11.0 (stable)
Running tests with cocotb v1.6.2 from /workspace/.pyenv_mirror/fakeroot/versions/3.8.13/lib/python3.8/site-packages/cocotb
Seeding Python random module with 1658580560
      0.00ns INFO
      0.00ns INFO
      0.00ns WARNING Pytest not found, assertion rewriting will no 0.00ns INFO Found test test_seq_detect_1011.test_seq_bug1
                          Found test test_seq_detect_1011.test_seq_bug2
running test_seq_bug1 (1/2)
#### CTB: Develop your test here! #######
      0.00ns INFO
      0.00ns INFO
 15000.00ns INFO
                         test seq_bug1 passed
running test_seq_bug2 (2/2)
#### CTB: Develop your test here! ######
 65001.00ns INFO
65001.00ns INFO
 80001.00ns INFO
140002.00ns INFO
140002.00ns INFO
                          ** test_seq_detect_1011.test_seq_bug1 PASS 65001.00 0.00 32394719.40 **
                          ** test_seq_detect_1011.test_seq_bug2 PASS 75001.00 0.00 42671866.32 **
                          make[1]: Leaving directory '/workspace/challenges-Coditya0809/level1_d
vyoma /workspace/challenges-Coditya0809/level1_design2 (uptickpro) $
```

The updated design is checked in as seq\_detect\_1011\_fix.v

## **Verification Strategy**

The stratergy I followed to detect the bugs was simple. First, I drew a state transition diagram from the problem specifications. Then, I confirmed the state transitions by comparing my state transition diagram to the state transitions in the design file.

### Is the verification complete?

I am not quite sure! Although the functionality of the design is as per the specifications, we can never be sure because of the huge amount of possibilities of the input bit sequences. However, I am very confident that any input sequence will be correctly detected if the <a href="mailto:current\_state">current\_state</a> values don't get forced to change due to other hardware malfunctions.