

(Deemed to be University) (Estd. u/s 3 of UGC Act, 1956)

HYDERABAD CAMPUS - 502 329

MID TERM / PRACTICAL EXAMINATION

Na	me of the Stud	dent _				/	Roll	No. <u>98</u>	201040	Fabr	anch_	ECE(VISI)
Co	urse Code 191	EELY	58	Cours	e Nam	e Fund	damen	talsof	v1si de	vice	Date	28/02/24
Mi	d I, II, III / Sec	tion	11	- 12	Alon s	OF L	Invigilat	or Signa	ature	amo/i	3	7
	Question	1					2	2	1	5	6	Total
	No.	Α	В	С	D	E	2	3	4	3	0	Marks
	Marks					1		19	13 3	3018		4

Diffusion is the process of two-step diffusion sequence is commonly used in which a predeposition diffusion layer is formed under a constant Surface - Concentration. condition and is followed by a drive - in diffusion or redistribution under a constant total dopant condition. Adding impusities atoms from a region with high concentration to a region of low concentration

The diffusion wetfient is a parameters constant dependent on molecule size and other proporties of the diffusion Substance as well as on temperature and pressure.

* solid solubility * piffusion-time * piffusion temperature

C) Etching

- * strain garges
- * Galvanometer Missor frames
- + Electrical Contacts and terminals
- + Gaskets for meters
- d) BULK Micromaching is a process used to produce Micromachinery unlike sulface micromachining Micromachinery unlike sulface micromachining which uses a succession of thin film desposifing which uses a succession of thin film desposifing and selective etching, bulk micromachining defines structures by selectively etching inside a substrate substrate whereas surface micromachining substrate, creates structures on top of a substrate, creates structures on top of a substrate bulk machining produces structure, inside a substrate

e) Homo Eptaxy

* In homo the growth
layers are made up
of the same materials
of the substitute



Hetero Eptaxy


* In Hetero the

Growth layers

are of a Material

different from

the substrate



f) Ion Imprementation is a low-temperature technique for the introduce of imporities (doponts) into semiconductors and offers more Hexiability * changing the physical, chemical or electrical than diffusion.

properties of the target.

e) piffusion that occurs when the doping Concentration is lower than the intrisinic earner Concentration at the diffusion temperature is called intersinic diffusion. In this regio, the resulting dopant profiles of sequential or simultaneous diffusion type of n-type or p-type impurities can be determined by superposition, that is the diffusion processes can be treated independently.

However, when the dopant concentration exceeds Ceg. at 1000°C, nj=5x108 atoms/cm3 the process becomes extrinsic and diffusion coefficients become Concentration dependent as

intrisic = Extrinsic

piffusion wiffusion

nin(T)

In order to Make diffusion Calculations of seasonables according fair's diff fusivity!

reasonables according fair's diff fusivity!

model will be presented in the next few model will be presented in the next few sections. Fair has 'developed a model for sections diffissivity based on impositives interactions with charged vacancy states that provides with charged vacancy states that provides with charged vacancy states that provides a resonable good fit to most observed a resonable good fit to most observed diffusion results.

Di= pot pt + pt + pt + pt + fex nox pccn,

ptis the positively charged vacancy impurity

diffusion pr is a negatively charged vacancy

impurity diffusion and pr is the doubly negatively

charged vacancy - impurity diffusivity and

no is the intrinsic carrier concentration

for extrinsic silicon

HYDERABAD - 502 329

Roll No. : 2220104070, Subject: fundamentals Invigilator Signature with Date:

 $D_{X} = D^{\circ} + D^{\dagger} \left[\frac{1}{n_{1}} \right] + D \left[\frac{n}{n_{1}} \right]^{2} for nor p >> n_{1}$ * where Dx is the extrinsic diffusivity for unambiguous imposities not all vacancy change state - imposity combinations will participate in the diffusivity. * In order, to arouth the silicon water we need to use the intrisic and extrinsic semiconductor


5) Ion Implantation: -

Ion Implantation is a low-temperature technique for the introduce of impurities (dopant) into Semiconductors and offers more flexiability than

* In changing the "physical, chemical or electrical

Properties of the target.

* $3 = \begin{bmatrix} aE \\ dX \end{bmatrix} + \begin{bmatrix} dE \\ dX \end{bmatrix}$ Electsical



Annealing is the process of treating the grown material at high temperature around (societoo'c) to remove the defects and together implantation throughout the substrate materials.