

# Vittorio Zaccaria

CURRICULUM UPDATE - 2013 / 2019

Since 2013, I have expanded my interests to functional programming and domain specific languages with a focus on hardware synthesis. Recently (2017 and 2018) I have helped introduce some novel theoretical results in the field of cryptographic circuits which have been published on IEEE Transactions on Computers. In 2015 and 2017 I have been awarded with two grants from industrial partners for devising a reliable design methodology for cryptographic circuits protected against correlation power attacks.

## GRANTS AS A PRINCIPAL INVESTIGATOR

- From 2017 to 2018 grant for **Metodologia e Strumenti per la Valutazione di Circuiti Crittografici** from STMicroelectronics, grant type: Grant from industrial partner,
- From 2015 to 2016 grant for **Strumenti di Progettazione e Verifica per Circuiti Crittografici** from STMicroelectronics, grant type: Grant from industrial partner

## RESEARCH

### Important publications from 2013

Spectral features of higher-order side-channel countermeasures. V. Zaccaria, F. Melzani, G. Berton. IEEE Transactions on Computers - 2018 - [\[Link\]](#)

CASCA: A Design Automation Approach for Designing Hardware Countermeasures Against Side-Channel Attacks. L. Delledonne, V. Zaccaria, R. Susella, G. Berton, F. Melzani. ACM Transactions on Design Automation of Electronic Systems (TODAES) - 2018 - [\[Link\]](#)

Symbolic analysis of higher-order side channel countermeasures. E. Bisi, F. Melzani, V. Zaccaria. IEEE Transactions on Computers - 2017 - [\[Link\]](#)

SPIRIT: Spectral-Aware Pareto Iterative Refinement Optimization for Supervised High-Level Synthesis. S. Xydis, G. Palermo, V. Zaccaria, C. Silvano. IEEE Transactions on Computer Aided Design of Integrated Circuits - 2015 - [\[Link\]](#)

DeSpErate++: An enhanced design space exploration framework using predictive simulation scheduling. G. Mariani, G. Palermo, V. Zaccaria, C. Silvano. IEEE Transactions on Computer Aided Design of Integrated Circuits - 2015 - [\[Link\]](#)

Design Space Exploration and Run-time Resource Management for Multi-cores. G. Mariani, G. Palermo, V. Zaccaria, C. Silvano. ACM Transactions on Embedded Computing Systems (TECS) - 2013 - [\[Link\]](#)

### Other publications from 2013

Toward Truly Personal Chatbots: On the Development of Custom Conversational Assistants. F. Daniel, M. Matera, V. Zaccaria, A. Dell'orto. Proceedings of the 1st International Workshop on Software Engineering for Cognitive Services - 2018 - [\[Link\]](#)

Context-Aware Access to Heterogeneous Resources Through On-the-Fly Mashups. F. Daniel, M. Matera, E. Quintarelli, L. Tanca, V. Zaccaria. Advanced Information Systems Engineering - 30th International Conference, CAISE 2018, Tallinn, Estonia, June 11-15, 2018, Proceedings - 2018 - [\[Link\]](#)

On the Role of Context in the Design of Mobile Mashups. V. Cassani, S. Gianelli, M. Matera, R. Medana, E. Quintarelli, L. Tanca, V. Zaccaria. Rapid Mashup Development Tools: Second International Rapid Mashup Challenge, RMC 2016, Lugano, Switzerland, June 6, 2016, Revised Selected Papers - 2016 - [\[Link\]](#)

Customization of OpenCL Applications for Efficient Task Mapping Under Heterogeneous Platform Constraints. E. Paone, F. Robino, G. Palermo, V. Zaccaria, I. Sander, C. Silvano. Proceedings of DATE 2015: International Conference on Design, Automation and Test in Europe - 2015 - [\[Link\]](#)

Combining application adaptivity and system-wide Resource Management on multi-core platforms. G. Massari, E. Paone, P. Bellasi, G. Palermo, V. Zaccaria, W. Fornaciari, C. Silvano. Proceedings of SAMOS 2014: XIVth International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation - 2014 - [\[Link\]](#)

OpenCL Application Auto-tuning and Run-Time Resource Management for Multi-core Platforms. D. Gadioli, S. Libutti, G. Massari, E. Paone, M. Scandale, P. Bellasi, G. Palermo, V. Zaccaria, G. Agosta, W. Fornaciari, C. Silvano. Proceedings of ISPA 2014: IEEE International Symposium on Parallel and Distributed Processing with Applications - 2014 - [\[Link\]](#)


Evaluating orthogonality between application auto-tuning and run-time resource management for adaptive OpenCL applications. E. Paone, D. Gadioli, G. Palermo, V. Zaccaria, C. Silvano. Proceedings of ASAP 2014: IEEE 25th International Conference on Application-Specific Systems, Architectures and Processors - 2014 - [\[Link\]](#)

Data Parallel Application Adaptivity and System-Wide Resource Management in Many-Core Architectures. G. Massari, E. Paone, M. Scandale, P. Bellasi, G. Palermo, V. Zaccaria, G. Agosta, W. Fornaciari, C. Silvano. Proceedings of ARC 2014: Reconfigurable Computing: Architectures, Tools, and Applications - 10th International Symposium - 2014 - [\[Link\]](#)


DeSpErate: Speeding-up Design Space Exploration by using Predictive Simulation Scheduling. G. Mariani, G. Palermo, V. Zaccaria, C. Silvano. Proceedings of DATE 2014: International Conference on Design, Automation and Test in Europe - 2014 - [\[Link\]](#)

Run-time Optimization of a Dynamically Reconfigurable Embedded System Through Performance Prediction. G. Mariani, V. Sima, G. Palermo, V. Zaccaria, G. Marchiri, C. Silvano, K. Bertels. Proceedings of FPL 2013: International Conference on Field Programmable Logic and Applications - 2013 - [\[Link\]](#)

### Publication statistics



### Bibliometric indexes



From Google Scholar profile - June 25, 2019

## TEACHING

### Titolare

- **Technologies for Connected Products and Systems** at Politecnico di Milano - titolare: Vittorio Zaccaria ('18/19 - crediti totali: 3),
- **Informatica B** at Politecnico di Milano - titolare: Vittorio Zaccaria ('18/19, '17/18, '16/17, '15/16, '14/15, '13/14, '12/13 - crediti totali: 49)

### Teaching assistant (Esercitatore)

- **Informatica B** at Politecnico di Milano - titolare: Vittorio Zaccaria ('18/19, '17/18, '16/17, '14/15) - ore totali: 102 ,
- **Hypermedia Applications (Web and multimedia)** at Politecnico di Milano - titolare: Franca Garzotto ('17/18, '16/17) - ore totali: 40 ,
- **Architettura dei Calcolatori e Sistemi Operativi** at Politecnico di Milano - titolare: Roberto Negrini ('14/15, '13/14) - ore totali: 21

## VITTORIO ZACCARIA

POLITECNICO DI MILANO - PIAZZA LEONARDO DA VINCI, 32 — ITALY  
+39 02 2399 3642 — WWW.VITTORIOZACCARIA.NET

---

*CV updated on July 2, 2019*

### Education

- June 1998: MASTER in COMPUTER ENGINEERING at Politecnico di Milano, Italy. Thesis topic: Java agents for a distributed file system.
- November 2002: PH.D in COMPUTER ENGINEERING at Politecnico di Milano, Italy. Thesis topic: "Power consumption estimation and optimization of VLIW processors. Sponsored by STMicroelectronics."

### Current position

Assistant Professor at Politecnico di Milano - Milan, Italy.

### Areas of specialization

Computer aided design of digital circuits. Multi-processor design space exploration. Low-power and high-performance design. Parallel processor architectures. Advanced parallel programming paradigms. Compilation and simulation methodologies for multi-processor-based systems.

### Appointments held

**2009 — : Assistant Professor, Politecnico di Milano - Milan, Italy**

- Appointed as Principal Investigator for an industrial collaboration grant from STMicroelectronics related to the design cryptographic hardware using functional programming languages.
- Specified and developed the ReSPIR optimization algorithm for processor/SoC optimization. It enables efficient IP reuse in the context of virtual platforms (10x reduction in time, less than 1 percent error w.r.t. ideal).
- Successfully brought a team of 5 people to prototype a new type of video-surveillance system in the context of the 2PARMA FP7 European Project.
- Led a team of 3 engineers to prototype a research software tool for processor customization. Prototypes were delivered on-time and within budget of several european FP7 projects.

#### 2004 — 2007 : R&D Engineer, STMicroelectronics - Lugano, Switzerland

- Specified, prototyped and validated several ST200 processor architectural extensions. Vertical validation of the extensions from the ISA up to the application-layer/OS.
- Enabled secure co-hosting of more operating systems by means of secure storage extensions of the ST200 architecture.
- Collaborated to the specification, validation (by means of functional and timing simulation) and architectural exploration for symmetric multi-processing based on ST200.
- Architectural specification and design of multi-threaded architectures based on stream-programming paradigms.

#### 2003 — 2004 : Research Consultant, STMicroelectronics - Milan, Italy

- Pioneered the field of Power Modeling of VLIW Cores (10 percent error RTL vs Gate-level).
- Introduced an effective methodology to minimize the effort of design of experiments for NoC power models (10x reduction in characterization time, 33 percent error).

#### 2007 — 2009 : Research Associate, Politecnico di Milano - Milan, Italy

- Introduced advanced techniques for managing design of experiments and response surface methods in automatic design space exploration for multi-processors.
- Extended classical design space exploration to tackle the problem of process-variability-aware design of multi-processors.

### Grants and funding

<i>Period</i>	<i>Grant type</i>	<i>Role</i>	<i>Project</i>	<i>Funding</i>
2017 - 2018	Grant from industrial partner STMicroelectronics	Principal investigator	Metodologia e Strumenti per la Valutazione di Circuiti Crittografici	30000 EUR
2015 - 2016	Grant from industrial partner STMicroelectronics	Principal investigator	Strumenti di Progettazione e Verifica per Circuiti Crittografici	30000 EUR
2001 - 2003	Post-Doc Grant Politecnico di Milano	Post Doc	Power estimation and exploration of the architectural space at the system level for systems-on-chip	
2007 - 2009	Research Grant Politecnico di Milano		Multi-Objective Design Space Exploration of Multi-Processor SOC Architectures for Embedded Multimedia Applications	
1999 - 2001	Ph.D. Fellowship STMicroelectronics		Methodologies for Power Estimation for VLIW Machines	

## Teaching activity

He has been in full charge (*Titolare*) of the following courses:

<i>Academic year</i>	<i>Course name</i>	<i>Credits</i>	<i>Level, Institution</i>
2018/2019	Informatica B	7	Laurea di primo livello in Ingegneria Meccanica ed Energetica, Politecnico di Milano
2018/2019	Technologies for Connected Products and Systems	3	Laurea Magistrale in Digital and Interaction Design, Politecnico di Milano
2017/2018	Informatica B	7	Laurea di primo livello in Ingegneria Meccanica ed Energetica, Politecnico di Milano
2016/2017	Informatica B	7	Laurea di primo livello in Ingegneria Meccanica ed Energetica, Politecnico di Milano
2015/2016	Informatica B	7	Laurea di primo livello in Ingegneria Meccanica ed Energetica, Politecnico di Milano
2014/2015	Informatica B	7	Laurea di primo livello in Ingegneria Meccanica ed Energetica, Politecnico di Milano
2013/2014	Informatica B	7	Laurea di primo livello in Ingegneria Meccanica ed Energetica, Politecnico di Milano
2012/2013	Informatica B	7	Laurea di primo livello in Ingegneria Meccanica ed Energetica, Politecnico di Milano
2011/2012	Informatica B	7	Laurea di primo livello in Ingegneria Meccanica ed Energetica, Politecnico di Milano
2010/2011	Informatica B	7	Laurea di primo livello in Ingegneria Meccanica ed Energetica, Politecnico di Milano

He has been teaching assistant (“esercitatore”) for the following courses:

<i>Academic year</i>	<i>Course name</i>	<i>Hours</i>	<i>Level, Institution</i>
2018/2019	Informatica B	28	Laurea di primo livello in Ingegneria Meccanica ed Energetica, Politecnico di Milano
2017/2018	Informatica B	28	Laurea di primo livello in Ingegneria Meccanica ed Energetica, Politecnico di Milano
2017/2018	Hypermedia Applications (Web and multimedia)	20	Laurea magistrale in Ingegneria Informatica, Politecnico di Milano
2016/2017	Hypermedia Applications (Web and multimedia)	20	Laurea magistrale in Ingegneria Informatica, Politecnico di Milano
2016/2017	Informatica B	28	Laurea di primo livello in Ingegneria Meccanica ed Energetica, Politecnico di Milano
2014/2015	Architettura dei Calcolatori e Sistemi Operativi	10	Laurea di primo livello in Ingegneria Informatica, Politecnico di Milano
2014/2015	Informatica B	18	Laurea di primo livello in Ingegneria Meccanica ed Energetica, Politecnico di Milano
2013/2014	Architettura dei Calcolatori e Sistemi Operativi	11	Laurea di primo livello in Ingegneria Informatica, Politecnico di Milano
2010/2011	Informatica ed Elementi di Informatica Medica	24	Laurea di primo livello in Ingegneria Biomedica, Politecnico di Milano
2009/2010	Architettura dei Calcolatori e Sistemi Operativi	38	Laurea di primo livello in Ingegneria Informatica, Politecnico di Milano
2009/2010	Informatica B	11	Laurea di primo livello in Ingegneria Elettrica, Politecnico di Milano
2009/2010	Architectures for Multimedia Systems	20	Laurea specialistica in Ingegneria Informatica, Politecnico di Milano

2009/2010	Informatica ed Elementi di Informatica Medica	17	Laurea di primo livello in Ingegneria Biomedica, Politecnico di Milano
2008/2009	Informatica B	15	Laurea di primo livello in Ingegneria Elettrica, Politecnico di Milano
2003/2003	Calcolatori Elettronici	20	Laurea quinquennale in Ingegneria Informatica, Politecnico di Milano
2001/2002	Calcolatori Elettronici	20	Laurea quinquennale in Ingegneria Informatica, Politecnico di Milano
2001/2002	Advanced Computer Architectures	20	Master of Science in Electrical Engineering, University of Illinois at Chicago and Politecnico di Milano
2000/2001	Advanced Computer Architectures	20	Master of Science in Electrical Engineering, University of Illinois at Chicago and Politecnico di Milano
2000/2001	Sistemi Operativi 1	15	Laurea quinquennale in Ingegneria Informatica, Politecnico di Milano
1999/2000	Advanced Computer Architectures	20	Master of Science in Electrical Engineering, University of Illinois at Chicago and Politecnico di Milano

### Award, prizes academic honors

- 2002 - Dimitris N. Chorafas Award, for the exceptional contribution to the state of the art of research in processor architecture.
- 2010 - HiPEAC Award, as a co-author of 'A Correlation-Based Design Space Exploration Methodology for Multiprocessor Systems-on-Chip' published at DAC 2010.
- 2012 - Idea2Product, 2nd r. up, for creating a valuable opportunity for product commercialization of research results.

### Graduate students co-advised

Since 2001, he co-advised the following students in their Master-equivalent theses:

1. 2019 — Nicola Castaldo, Thesis title: *A conceptual modeling approach for the rapid development of chatbots for conversational data exploration.*
2. 2016 — Stefano Gianelli and Valerio Cassani, Thesis title: *Progettazione di mashup per dispositivi mobili un metodo basato sulla modellazione di contesto.*
3. 2017 — Stefano Lucchi and Davide Fava, Thesis title: *Mash-up based service and data integration in the CAMUS framework.*
4. 2017 — Lorenzo Delledonne, Thesis title: *A methodology based on functional languages for the design of hardware cryptographic primitives resistant to side-channel attacks.*
5. Simone Borgio and Davide Bosisio, Thesis title: *OpenStreamC - a development framework for streaming applications.*
6. Zhong Yi Hu, Thesis title: *Power modeling of Networks-on-chip.*
7. Fabrizio Lucini, Thesis title: *Specification and design of a prefetch unit for translating code at run-time.*
8. Simone Valsecchi, Thesis title: *An algorithm for the efficient exploration of the architectural design space for microprocessor-based systems.*

9. Gianluca Palermo, Thesis title: *A methodology for architectural exploration and information encoding for low-power digital systems.*
10. Alessandro Molgora and Claudio Lozza, Thesis title: *Low-power state encoding techniques for finite state machines.*
11. Marco Gavazzi, Thesis title: *Low-power VLIW re-scheduling algorithms.*
12. Lorenzo Salvemini, Thesis title: *An architectural exploration methodology for low-power digital systems.*
13. Andrea Bona, Thesis title: *A design of experiments methodology in a power estimation flow for VLIW processors.*

He has overseen part of the work of the following Ph. D. students:

- Maria Chiara Molteni, Università di Milano
- Edoardo Paone, Politecnico di Milano
- Giovanni Mariani, ALaRI - University of Lugano
- Fabrizio Castro, Politecnico di Milano.

## Research interests and historical achievements

### Countermeasures against side-channel attacks.

This project started from an actual industrial need, i.e., providing the designer of cryptographic algorithms with guidelines and tools that make it possible to implement and validate the primitive while assessing the desired level of protection.

The problems with existing methods and tools that brought us to seek new approaches are just a few; first, high level specification/prototyping of the algorithm is decoupled from low level implementation. This brings a host of issues, among which the fact that manual translation can introduce subtle bugs and unanticipated behavior. Besides this, the specification is usually done in weakly typed languages, bringing additional source of unexpected behavior, test and refactoring complexity.

My main goal is to investigate how a strongly typed functional programming language could be used to build a DSLs to synthesize these kind of algorithms in hardware, by bridging the gap between spec and implementation with automatic tools.

### Techniques to support teaching to a massive amount of students.

In 2014 I realized that my computer science class was undergoing a major challenge. The number of students was becoming huge and resource assignment from my university (in terms of teaching assistants funded by the university) was on a decreasing trend. In fact, the ratio between qualified teaching assistants (those who have a degree in computer engineering) and students had fallen below 1/100, making it hard to bring students to complete even the simplest hands-on lab. I always had the ambition to not leave anyone behind so I gradually started to study the current MOOC technologies to see whether they could be used to keep the students on track.

Currently, I am creating the first online course that is meant to complement the face to face lectures that I give. The course can be edited collaboratively by teachers (on Github) through a YAML based format that I designed; it can then be imported into an EDX server to be used by the students who can submit their homework to an automatic grader that I wrote using containerization technology.

Achievements:

- Developed a YAML-based format to author course contents.
- Used containerization technology to build an automatic graders.

### **Front-end development and mobile apps.**

I have been always interested in ways to model complex program behavior such as parallel and asynchronous programming. It turns out that web and mobile application present a lot of challenges from this point of view being inherently asynchronous.

In this area I have collaborated with some researchers on the implementation of context-based applications for the customization of the user experience on mobile devices. This kind of application is characterized a query engine that fetches and mashes up data from different kind of services into a unified view on a native application. We decided to simplify the construction of the mobile application by shifting all the burden of service querying into the server. The mobile app uses then a flexible querying interface towards the server that minimizes data transfered across the network.

### **Power estimation and optimization of processor-based systems.**

Since 1999, I have been interested into estimating and optimizing the power consumption of microprocessors and microprocessor-based systems.

Achievements:

- Developed an analytical model that takes into account software-level parameters (instruction ordering, pipeline stall probability and instruction cache miss probability) and micro-architectural-level ones (pipeline stage power per instruction).
- Validated the model on an industrial VLIW processor jointly designed by HPLabs and STMicroelectronics.
- Defined a register file write inhibition scheme that exploits the forwarding paths in VLIW processors.
- Designed a dynamic power management policy for general purpose operating systems.
- Designed a method for the exploration of the architectural parameters of the memory sub-systems, from the energy-delay joint perspective.
- Developed Multicube Explorer, a tool for experimenting with multi-objective exploration.
- Developed accurate performance and power modeling characterization of applications with emphasis on parallel processors architectures and network-on-chips.
- Developed optimal tuning of the memory hierarchy, processor parallelism (intra and inter-task) and processor interconnection network.
- Developed optimal software task mapping and scheduling onto the target processor units and optimal communication scheduling.
- Designed run-time design space exploration for trading-off quality-of-service with actual power constraints.
- Robust optimization with respect to several levels of uncertainties such as workload variability, model estimation accuracy and manufacturing process variability.

- Specified and implemented power characterization and high-level power estimation work-flows for the STBus Network on Chip. The STBus is a high-performance, low-latency on chip parameterizable network supported by production grade specification and synthesis tools.

### **Task Level Parallelism.**

During my 4 years stint in the industry, I have worked on a variety of projects related to exploiting task level parallelism. I have had the opportunity to work within an international team on the entire stack of hardware and software design tools for an embedded processor.

Achievements:

- Specified and validated embedded shared-memory multi-processor systems.
- Designed run-time and operating system components including embedded co-hosting technology for the ST230 microprocessor.
- Studied and created a parallel programming framework for industrial multi-processor architectures.
- Specified secure storage extensions for embedded processors.
- Developed secure co-hosting solutions for industrial applications.
- Involved in the study and implementation of novel cryptographic power attack techniques based on cache-miss induction.

### **Current teaching goals**

Troughout the years, I discovered that I love teaching by making students passionate about computer engineering. I like matching conventional methods for teaching with novel technology such as MOOCs. In particular, I am running a teaching experiment, called [Polimi at Home](<http://www.pah.polimi.it>), where regular students can follow on-line tutorials (based on EDX technology) and be automatically graded.

### **Professional activities**

#### **National and international research projects**

He has been actively involved in the following european projects:

- 2013 - 2016, Design of embedded mixed-criticality CONTRol systems under consideration of EXtra-functional properties (CONTREX), project type: FP7, consortium:
  - Politecnico di Milano, Italy
  - STMicroelectronics, Italy
  - Offis e.V, Germany
  - GMV Aerospace and Defence SA, Spain)
  - Cobra, Switzerland
  - EUROTECH Group S.p.A., Italy



- Intecs SpA, Italy
  - iXtronics GmbH, Germany
  - EDALab s.r.l., Italy
  - DOCEA Power, France
  - Politecnico di Torino, Italy
  - University of Cantabria, Spain
  - KTH (Royal Institute of Technology), Sweden
  - The European Electronic Chips and Systems design Initiative, France
  - ST-PoliTo s.c.a.r.l., Italy
- 2009 - 2013, CO-design and Power Management in PLaform-based Design Space EXploration (COMPLEX), project type: FP7, consortium:
    - Politecnico di Milano, Italy
    - STMicroelectronics, Italy
    - STMicroelectronics, China
    - Offis e.V, Germany
    - Thales Communications SA, France
    - GMV Aerospace and Defence SA, Spain
    - Synopsys Belgium NV, Belgium
    - ChipVision Design Systems AG, Germany
    - EDALab srl, Italy
    - Magillem Design Services SAS, France
    - Politecnico di Milano, Italy
    - Universidad de Cantabria, Spain
    - Politecnico di Torino, Italy
    - Interuniversitair Micro-Electronica Centrum vzw, Belgium
    - The European Electronic Chips and Systems design Initiative, France
- 2010 - 2012, PARallel PARadigms and Run-time MAnagement techniques for Many-core Architectures, project type: FP7, consortium:
    - Politecnico di Milano, Italy
    - STMicroelectronics, Italy
    - STMicroelectronics, France
    - Fraunhofer Institute for Telecommunications Heinrich Hertz Institute (HHI), Berlin
    - Institute of Communication and Computer Systems, Greece
    - Rheinisch-Westfaelische Technische Hochschule Aachen, Germany
    - Synopsys, Belgium

- 2008 - 2010, Multi-objective design space exploration of multi-processor SoC architectures for embedded multimedia applications, project type: FP7, consortium:
  - Politecnico di Milano, Italy
  - DS2, Spain
  - STMicroelectronics, Italy
  - STMicroelectronics, China
  - Imec, Belgium
  - Esteco, Italy
  - ALaRI, Switzerland
  - ICT, China

#### **Program committee membership**

- As "membro del TPC" of PARMA-DITAM Workshop 2018, held in Manchester, United Kingdom on January 23, 2018.
- As "membro del TPC" of ADAPT Workshop 2016, held in Prague, Czech Republic on January 18, 2016.
- As "membro del TPC" of ADAPT Workshop 2015, held in Amsterdam, The Netherlands on January 21, 2015.
- As "membro del TPC" of Trust Workshop 2014, held in Edinburgh, UK on June 12, 2014.
- As "membro del TPC" of ADAPT Workshop 2014, held in Vienna, Austria on January 22, 2014.
- As "membro del TPC e web chair" of DITAM Workshop 2013, held in Berlin, Germany on January 22, 2013.
- As "membro del TPC" of NoCArc Workshop 2012, held in Vancouver, Canada on December 1, 2012.
- As "program co-chair" of PARMA Workshop (co-located with ARCS) 2012, held in Munich, Germany on February 29, 2012.
- As "membro del TPC e poster session chair" of DITAM Workshop 2012, held in Paris, France on December 24, 2012.
- As "membro del TPC" of PARMA Workshop (co-located with ARCS) 2011, held in Como, Italy on February 23, 2011.
- As "membro del TPC" of NoCArc Workshop 2010, held in Atlanta, USA on December 4, 2010.
- As "membro del TPC" of PARMA Workshop (co-located with ARCS) 2010, held in Hannover, Germany on February 22, 2010.
- As "membro del TPC e session chair" of DATE Conference - Track A8 (Multi-Core Platforms) 2009, held in Nice, France on April 20, 2009.
- As "membro del TPC" of NoCArc Workshop 2009, held in New York City, USA on December 12, 2009.
- As "membro del TPC" of DATE Conference - Track A8 (Multi-Core Platforms) 2008, held in Munich, Germany on March 10, 2008.
- As "membro del local committee" of Micro Conference 2008, held in Como, Italy on November 10, 2008.
- As "membro del TPC" of NoCArc Workshop 2008, held in Como, Italy on November 8, 2008.

## Talks

- As 'relatore' of "On the Role of Context in the Design of Mobile Mashups", on June 6, 2016 at RMC Challenge - Lugano, Switzerland
- As 'relatore' of "An Exploration Methodology for a Customizable OpenCL Stereo-Matching Application Targeted to P2012", on March 22, 2013 at Platform 2012 / STHORM Workshop - Grenoble, France
- As 'Keynote speaker' of "Principles of Design Space Exploration in the Embedded Multi-core Era", on March 29, 2013 at HPSC Conference - Taipei, Taiwan
- As 'Keynote speaker' of "Design space exploration and run-time resource management in the embedded multi-core era", on October 11, 2012 at ESTIMEDA Workshop - Tampere, Finland
- As 'relatore' of "An efficient design space exploration methodology for on-chip multiprocessors subject to application-specific constraints", on September 8, 2008 at SASP Symposium - Anaheim, USA
- As 'relatore' of "Energy estimation and optimization of embedded VLIW processors based on instruction clustering", on June 13, 2002 at DAC Conference - New Orleans, USA
- As 'relatore' of "Fast system-level exploration of memory architectures driven by energy-delay metrics", on May 9, 2001 at ISCAS Conference - Sydney, Australia
- As 'relatore' of "A Design Framework to Efficiently Explore Energy-Delay Tradeoffs", on April 27, 2001 at CODES 2001 Symposium - Copenhagen, Denmark

## Reviewing activities

Type	Name
journal	IEEE Transactions on Computers
journal	IEEE Transactions on Very Large Scale of Integration Circuits
journal	IEEE Transactions on Computer Aided Design of Integrated Circuits
conference	ADAPT (co-located with HIPEAC 2016)
journal	Journal of Low Power Electronics - JOLPE
conference	SASP
conference	IC-SAMOS
conference	DATE

## Innovation, technology transfer patents

He has been awarded with the following patents:

- 7243213 US - July 2007, Patent title: "Process for translating instructions for an arm-type processor into instructions for a LX-type processor; relative translator device and computer program product", Authors: Andrea Pagni, Fabrizio Lucini, Danilo Pietro Pau, Antonio Maria Borneo, Vittorio Zaccaria
- 6889317 US - May 2005, Patent title: "Processor architecture", Authors: Mariagiovanna Sami, Donatella Sciuto, Cristina Silvano, Vittorio Zaccaria, Danilo Pau, Roberto Zafalon

He produced significant public-domain and industrial technology transfer by developing the following projects:

- Multicube Explorer — an architectural exploration framework retargetable to different processor-based architectures and exploration algorithms. The tool contains also advanced algorithms for DoE generation and response surface modeling. It is scheduled to go open-source in January 2009 — open-source.
- xStreamC compiler and nStream simulator — a development toolchain for applications based on the stream oriented programming model. The toolchain has been released open-source in October 2008 — open-source.
- ST200-ISS — a production-grade instruction set simulator for the ST200 VLIW processor family (functional and timing behavior models). Kernel, device components, cache-coherency, secure-storage, co-hosting — proprietary.
- Tools for run-time power estimation of STBus proprietary bus technology (C/SystemC). These tools are currently part of the internal STBus product work-flow — proprietary.

**Known languages**

- Italian: Native
- English: Fluent

Como — July 2, 2019

Vittorio Zaccaria

## VITTORIO ZACCARIA

POLITECNICO DI MILANO - PIAZZA LEONARDO DA VINCI, 32 — ITALY  
+39 02 2399 3642 — WWW.VITTORIOZACCARIA.NET

---

### Pubblicazioni

1. V. Zaccaria, F. Melzani, G. Bertoni. *Spectral features of higher-order side-channel countermeasures*, IEEE Transactions on Computers, vol. 67, pp. 596 to 603. IEEE - Piscataway, NJ - USA. April 2018.
2. L. Delledonne, V. Zaccaria, R. Susella, G. Bertoni, F. Melzani. *CASCA: A Design Automation Approach for Designing Hardware Countermeasures Against Side-Channel Attacks*, ACM Transactions on Design Automation of Electronic Systems (TODAES), vol. 23, pp. 69:1 to 69:17. . November 2018.
3. E. Bisi, F. Melzani, V. Zaccaria. *Symbolic analysis of higher-order side channel countermeasures*, IEEE Transactions on Computers, vol. 66, pp. 1099 to 1105. IEEE - Piscataway, NJ - USA. June 2017.
4. S. Xydis, G. Palermo, V. Zaccaria, C. Silvano. *SPIRIT: Spectral-Aware Pareto Iterative Refinement Optimization for Supervised High-Level Synthesis*, IEEE Transactions on Computer Aided Design of Integrated Circuits, vol. 34, pp. 155 to 159. IEEE - Piscataway, NJ - USA. January 2015.
5. G. Mariani, G. Palermo, V. Zaccaria, C. Silvano. *DeSpErate++: An enhanced design space exploration framework using predictive simulation scheduling*, IEEE Transactions on Computer Aided Design of Integrated Circuits, vol. 34, pp. 293 to 306. . 2015.
6. G. Mariani, G. Palermo, V. Zaccaria, C. Silvano. *ARTE: An Application-specific Run-Time management framework for multi-cores based on queuing models*, Parallel Computing, vol. 39, pp. 504 to 519. Elsevier - The Netherlands. September 2013.
7. G. Mariani, G. Palermo, V. Zaccaria, C. Silvano. *Design Space Exploration and Run-time Resource Management for Multi-cores*, ACM Transactions on Embedded Computing Systems (TECS), vol. 13, pp. 20:1 to 20:27. ACM New York, NY - USA. September 2013.
8. S. Marceglia, S. Bonacina, V. Zaccaria, C. Pagliari, F. Pincioli. *How might the iPad change healthcare?*, Journal of the Royal Society of Medicine, vol. 105, pp. 233 to 241. SAGE Publications. June 2012.
9. M. Sami, D. Sciuto, C. Silvano, V. Zaccaria. *An Instruction-Level Energy Model for Embedded VLIW Architectures*, IEEE Transactions on Computer Aided Design of Integrated Circuits, vol. 22, pp. 998 to 1010. IEEE - Piscataway, NJ - USA. September 2002.
10. C. Ykman-couvreur, P. Avasare, G. Mariani, G. Palermo, C. Silvano, V. Zaccaria. *Linking run-time resource management of embedded multi-core platforms with automated design-time exploration*, Computers Digital Techniques, IET, vol. 5, pp. 123 to 135. IET. March 2011.

11. G. Palermo, C. Silvano, V. Zaccaria. *A Variability-Aware Robust Design Space Exploration Methodology for on-Chip Multiprocessors Subject to Application Specific Constraints*, ACM Transactions in Embedded Computing Systems, vol. 11, pp. 29:1 to 29:28. ACM New York, NY - USA. July 2012.
12. G. Palermo, C. Silvano, V. Zaccaria. *ReSPIR: A Response Surface-based Pareto Iterative Refinement for Application-Specific Design Space Exploration*, IEEE Transactions on Computer Aided Design of Integrated Circuits, vol. 28, pp. 1816 to 1829. IEEE - Piscataway, NJ - USA. December 2009.
13. A. Bona, M. Sami, D. Sciuto, C. Silvano, V. Zaccaria, R. Zafalon. *Reducing the Complexity of Instruction-Level Power Models for VLIW Processors*, Design Automation for Embedded Systems, vol. 10, pp. 49 to 67. Springer - The Netherlands. July 2006.
14. G. Palermo, C. Silvano, V. Zaccaria. *Multi-Objective Design Space Exploration of Embedded Systems*, Journal of Embedded Computing, vol. 1, pp. 305 to 316. IOS Press - The Netherlands. 2005.
15. C. Silvano, M. Monchiero, G. Palermo, M. Sami, V. Zaccaria, R. Zafalon. *Low-Power Branch Prediction Techniques for VLIW Architectures: A Compiler-Hints Based Approach*, Integration, The VLSI Journal, vol. 38, pp. 515 to 524. Elsevier - The Netherlands. January 2005.
16. L. Benini, D. Bruni, M. Chinosi, C. Silvano, V. Zaccaria, R. Zafalon. *A Framework for Modeling and Estimating the Energy Dissipation of VLIW-based Embedded Systems*, Design Automation for Embedded Systems, vol. 7, pp. 183 to 203. Kluwer Academic Publishers - Boston. October 2002.
17. G. Mariani, G. Palermo, C. Silvano, V. Zaccaria. *OSCAR: an Optimization Methodology Exploiting Spatial Correlation in Multi-core Design Spaces*, IEEE Transactions on Computer Aided Design of Integrated Circuits, vol. 31, pp. 740 to 753. IEEE - Piscataway, NJ - USA. May 2012.
18. W. Fornaciari, D. Sciuto, C. Silvano, V. Zaccaria. *A Sensitivity-Based Design Space Exploration Methodology for Embedded Systems*, Design Automation for Embedded Systems, vol. 7, pp. 7 to 33. Kluwer Academic Publishers - Boston. September 2002.
19. M. Sami, D. Sciuto, C. Silvano, V. Zaccaria, R. Zafalon. *Low-Power Data Forwarding for VLIW Embedded Architectures*, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 10, pp. 614 to 622. IEEE - Piscataway, NJ - USA. October 2002.
20. V. Zaccaria, M. Sami, D. Sciuto, C. Silvano. *Power Estimation and Optimization Methodologies for VLIW-based Embedded Systems*, pp. 203. Kluwer Academic Publishers - Boston/Dordrecht/London - . April 2003.
21. A. Pagni, F. Lucini, D. Pau, A. Borneo, V. Zaccaria. *Process for translating instructions for an arm-type processor into instructions for a LX-type processor; relative translator device and computer program product*. Year: 2007, number: 7243213, country: US, status: granted.
22. M. Sami, D. Sciuto, C. Silvano, V. Zaccaria, D. Pau, R. Zafalon. *Processor architecture*. Year: 2005, number: 6889317, country: US, status: granted.

23. F. Daniel, M. Matera, V. Zaccaria, A. Dell'orto. *Toward Truly Personal Chatbots: On the Development of Custom Conversational Assistants*, Proceedings of the 1st International Workshop on Software Engineering for Cognitive Services, pp. 31 to 36. ACM - New York, NY, USA. 2018.
24. E. Paone, F. Robino, G. Palermo, V. Zaccaria, I. Sander, C. Silvano. *Customization of OpenCL Applications for Efficient Task Mapping Under Heterogeneous Platform Constraints*, Proceedings of DATE 2015: International Conference on Design, Automation and Test in Europe, pp. 736 to 741. EDA Consortium - Grenoble, France - FRA. March 2015.
25. F. Daniel, M. Matera, E. Quintarelli, L. Tanca, V. Zaccaria. *Context-Aware Access to Heterogeneous Resources Through On-the-Fly Mashups*, Advanced Information Systems Engineering - 30th International Conference, CAiSE 2018, Tallinn, Estonia, June 11-15, 2018, Proceedings, pp. 119 to 134. - Tallinn, Estonia. June 2018.
26. G. Massari, E. Paone, P. Bellasi, G. Palermo, V. Zaccaria, W. Fornaciari, C. Silvano. *Combining application adaptivity and system-wide Resource Management on multi-core platforms*, Proceedings of SAMOS 2014: XIVth International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation, pp. 26 to 33. - Samos, Greece. July 2014.
27. D. Gadioli, S. Libutti, G. Massari, E. Paone, M. Scandale, P. Bellasi, G. Palermo, V. Zaccaria, G. Agosta, W. Fornaciari, C. Silvano. *OpenCL Application Auto-tuning and Run-Time Resource Management for Multi-core Platforms*, Proceedings of ISPA 2014: IEEE International Symposium on Parallel and Distributed Processing with Applications, pp. 127 to 133. IEEE - Piscataway, NJ - USA - Milan, Italy. August 2014.
28. E. Paone, D. Gadioli, G. Palermo, V. Zaccaria, C. Silvano. *Evaluating orthogonality between application auto-tuning and run-time resource management for adaptive OpenCL applications*, Proceedings of ASAP 2014: IEEE 25th International Conference on Application-Specific Systems, Architectures and Processors, pp. 161 to 168. IEEE - Piscataway, NJ - USA - Zurich, Switzerland. June 2014.
29. G. Massari, E. Paone, M. Scandale, P. Bellasi, G. Palermo, V. Zaccaria, G. Agosta, W. Fornaciari, C. Silvano. *Data Parallel Application Adaptivity and System-Wide Resource Management in Many-Core Architectures*, Proceedings of ARC 2014: Reconfigurable Computing: Architectures, Tools, and Applications - 10th International Symposium, pp. 345 to 352. - Vilamoura, Portugal. April 2014.
30. G. Mariani, V. Sima, G. Palermo, V. Zaccaria, G. Marchiri, C. Silvano, K. Bertels. *Run-time Optimization of a Dynamically Reconfigurable Embedded System Through Performance Prediction*, Proceedings of FPL 2013: International Conference on Field Programmable Logic and Applications, pp. 1 to 8. - Porto, Portugal. September 2013.
31. G. Mariani, G. Palermo, V. Zaccaria, C. Silvano. *DeSpErate: Speeding-up Design Space Exploration by using Predictive Simulation Scheduling*, Proceedings of DATE 2014: International Conference on Design, Automation and Test in Europe, pp. 1 to 4. - Dresden, Germany. March 2014.
32. A. Ashouri, V. Zaccaria, S. Xydis, G. Palermo, C. Silvano. *A Framework for Compiler Level Statistical Analysis over Customized VLIW Architecture*, Proceedings of VLSI-SoC 2013: International

- Conference on Very Large Scale Integration and System-on-Chip, pp. 124 to 129. - Istanbul, Turkey. October 2013.
33. E. Paone, G. Palermo, V. Zaccaria, C. Silvano, D. Melpignano, G. Haugou, T. Lepley. *An Exploration Methodology for a Customizable OpenCL Stereo-Matching Application Targeted to an Industrial Multi-Cluster Architecture*, Proceedings of CODES+ISSS 2012: International Conference on Hardware/Software codesign and System Synthesis, pp. 503 to 512. ACM New York, NY - USA - . 2012.
  34. E. Paone, N. Vahabi, V. Zaccaria, C. Silvano, D. Melpignano, G. Haugou, T. Lepley. *Improving Simulation Speed and Accuracy for Many-Core Embedded Platforms with Ensemble Models*, Proceedings of DATE 2013: International Conference on Design, Automation and Test in Europe, pp. 671 to 676. - . March 2013.
  35. S. Xydis, G. Palermo, V. Zaccaria, C. Silvano. *A Meta-Model Assisted Coprocessor Synthesis Framework for Compiler/Architecture Parameters Customization*, Proceedings of DATE 2013: International Conference on Design, Automation and Test in Europe, pp. 659 to 664. - . March 2013.
  36. G. Palermo, C. Silvano, V. Zaccaria. *Power-Performance System-Level Exploration of a MicroSPARC2-Based Embedded Architecture*, Proceedings of DATE 2003 Designers Forum: IEEE Design, Automation and Test Conference in Europe, pp. 20182. - Munich, Germany. March 2003.
  37. C. Silvano, W. Fornaciari, S. Crespi Reghizzi, G. Agosta, G. Palermo, V. Zaccaria, P. Bellasi, F. Castro, S. Corbetta, E. Speziale, D. Melpignano, J. Zins, D. Siorpaes, H. Huebert, B. Stabernack, J. Brandenburg, M. Palkovic, P. Raghavan, C. Ykman-couvreur, A. Bartzas, D. Soudris, T. Kempf, G. Ascheid, H. Meyr, J. Ansari, P. Mahonen, B. Vanthournout. *Parallel Paradigms and Run-time Management Techniques for Many-core Architectures: 2PARMA Approach*, Proceedings of INDIN 2011: IEEE Conference on Industrial Informatics, pp. 835 to 840. - Caparicia, Lisbon Portugal. July 2011.
  38. G. Mariani, G. Palermo, V. Zaccaria, C. Silvano. *ARTE: an Application-specific Run-Time Management Framework for Multi-core Systems*, Proceedings of SASP 2011: IEEE Symposium on Application Specific Processors, pp. 86 to 93. - San Diego, CA - USA. June 2011.
  39. C. Silvano, W. Fornaciari, G. Palermo, V. Zaccaria, F. Castro, M. Martinez, S. Bocchio, R. Zafalon, P. Avasare, G. Vanmeerbeeck, C. Ykman-couvreur, M. Wouters, C. Kavka, L. Onesti, A. Turco, U. Bondi, G. Mariani, H. Posadas, E. Villar, C. Wu, F. Dongrui, Z. Hao, T. Shibin. *MULTICUBE: Multi-Objective Design Space Exploration of Multi-Core Architectures*, Proceedings of ISVLSI 2010: IEEE Annual Symposium on VLSI, pp. 488 to 493. - Lixouri, Kefalonia - Greece. July 2010.
  40. C. Silvano, W. Fornaciari, S. Crespi Reghizzi, G. Agosta, G. Palermo, V. Zaccaria, P. Bellasi, F. Castro, S. Corbetta, A. Di Biagio, E. Speziale, M. Tartara, D. Siorpaes, H. Huebert, B. Stabernack, J. Brandenburg, M. Palkovic, P. Raghavan, C. Ykman-couvreur, A. Bartzas, S. Xydis, D. Soudris, T. Kempf, G. Ascheid, R. Meyr, J. Ansari, P. Mahonen, B. Vanthournout. *2PARMA: Parallel Paradigms and Run-time Management Techniques for Many-Core Architectures*, Proceedings of ISVLSI 2010: IEEE Annual Symposium on VLSI, pp. 494 to 499. - Lixouri, Kefalonia - Greece. July 2010.



41. G. Mariani, A. Brankovic, J. Jovic, G. Palermo, V. Zaccaria, C. Silvano. *A Correlation-based Design Space Exploration Methodology for Multi-Processor Systems-on-Chip*, Proceedings of DAC 2010: Design Automation Conference, pp. 120 to 125. - Anaheim, CA - USA. June 2010.
42. A. Gellert, A. Florea, L. Vintan, G. Palermo, V. Zaccaria, C. Silvano. *Energy-Performance Design Space Exploration of SMT Architectures Exploiting Selective Load Value Predictions*, Proceedings of DATE 2010: IEEE Design, Automation and Test Conference in Europe, pp. 271 to 274. - Dresden, Germany. March 2010.
43. G. Mariani, P. Avasare, G. Vanmeerbeeck, C. Ykman-couvreur, G. Palermo, C. Silvano, V. Zaccaria. *An industrial design space exploration framework for supporting run-time resource management on multi-core systems*, Proceedings of DATE 2010: IEEE Design, Automation and Test Conference in Europe, pp. 196 to 201. - Dresden, Germany. March 2010.
44. G. Mariani, G. Palermo, C. Silvano, V. Zaccaria. *A Design Space Exploration Methodology Supporting Run-Time Resource Management for Multi-Processors System on-Chip*, Proceedings of IEEE Symposium on Application Specific Processors 2009, pp. 21 to 28. - San Francisco, CA - USA. July 2009.
45. G. Mariani, G. Palermo, C. Silvano, V. Zaccaria. *Meta-model Assisted Optimization for Design Space Exploration of Multi-Processor Systems-on-Chip*, Proceedings of Euromicro Conference on Digital System Design (DSD), pp. 383 to 389. - Patras, Greece. August 2009.
46. G. Mariani, G. Palermo, C. Silvano, V. Zaccaria. *Multiprocessor System-on-Chip Design Space Exploration based on Multi-level Modeling Techniques*, Proceedings of IEEE IC-SAMOS'09 - International Conference on Embedded Computer Systems: Architectures, MOdeling, and Simulation, pp. 118 to 124. - Samos, Greece. July 2009.
47. G. Palermo, C. Silvano, V. Zaccaria. *Variability-Aware Robust Design Space Exploration of Chip Multiprocessor Architectures*, Proceedings of IEEE/ACM ASPDAC 2009: Asia and South Pacific Design Automation Conference, pp. 323 to 328. - Yokohama, Japan. January 2009.
48. G. Mariani, G. Palermo, C. Silvano, V. Zaccaria. *An Efficient Design Space Exploration Methodology for Multi-Cluster VLIW Architectures based on Artificial Neural Networks*, Proceedings of IFIP VLSI-SOC 2008: International Conference on Very Large Scale Integration, pp. 213 to 218. - Rhodes Island, Greece. October 2008.
49. G. Palermo, C. Silvano, V. Zaccaria. *Discrete Particle Swarm Optimization for Multi-objective Design Space Exploration*, Proceedings of DSD 2008: IEEE Euromicro Conference on Digital System Design Architectures, Methods and Tools, pp. 641 to 644. - Parma, Italy. September 2008.
50. G. Palermo, C. Silvano, V. Zaccaria. *An Efficient Design Space Exploration Methodology for Multiprocessor SoC Architectures based on Response Surface Methods*, Proceedings of IC-SAMOS 2008: International Conference on Embedded Computer Systems Architectures, Modeling and Simulation, pp. 150 to 157. - Samos, Greece. July 2008.
51. G. Palermo, C. Silvano, V. Zaccaria. *An Efficient Design Space Exploration Methodology for On-Chip Multiprocessors Subject to Application-Specific Constraints*, Proceedings of SASP 2008: IEEE Symposium on Application Specific Processors, pp. 75 to 82. - Anaheim, CA - USA. June 2008.

52. A. Bona, V. Zaccaria, R. Zafalon. *System Level Power Modeling and Simulation of High-End Industrial Network-on-Chip*, Proceedings of DATE 2004: IEEE Design, Automation and Test Conference in Europe, pp. 318 to 323. - Paris - France. February 2004.
53. A. Bona, M. Sami, D. Sciuto, C. Silvano, V. Zaccaria, R. Zafalon. *Energy estimation and optimization of embedded VLIW processors based on instruction clustering*, Proceedings of DAC 2002: Design Automation Conference, pp. 886 to 891. - New Orleans, LA - USA. June 2002.
54. M. Sami, D. Sciuto, C. Silvano, V. Zaccaria. *Instruction-Level Power Estimation for Embedded VLIW Cores*, Proceedings of CODES-2000: 8th ACM/IEEE International Workshop on Hardware/Software Co-Design, pp. 34 to 38. - San Diego, CA - USA. May 2000.
55. G. Bertoni, V. Zaccaria, L. Breveglieri, M. Monchiero, G. Palermo. *AES Power Attack Based on Induced Cache Miss and Countermeasure*, Proceedings of ITCC 2005: International conference on Information Technology, pp. 586 to 591. - Las Vegas, NV - USA. April 2005.
56. W. Fornaciari, D. Sciuto, C. Silvano, V. Zaccaria. *A Design Framework to Efficiently Explore Energy-Delay Tradeoffs*, Proceedings of CODES 2001: 9th ACM/IEEE International Symposium on Hardware/Software Co-Design, pp. 260 to 265. - Copenhagen, Denmark. April 2001.
57. M. Monchiero, G. Palermo, M. Sami, C. Silvano, V. Zaccaria, R. Zafalon. *Power-Aware Branch Prediction Techniques: A Compiler-Hints Based Approach for VLIW Processors*, Proceedings of GLSVLSI 2004: Great Lakes Symposium on VLSI, pp. 440 to 443. - Boston, MA - USA. April 2004.
58. G. Bertoni, A. Bircan, L. Breveglieri, P. Fragneto, M. Macchetti, V. Zaccaria. *About the performance of the advanced encryption standard in embedded systems with cache memory*, Proceedings of ISCAS 2003: IEEE Int. Symposium on Circuits and Systems, pp. 145 to 148. - Bangkok, Thailand. May 2003.
59. G. Palermo, C. Silvano, S. Valsecchi, V. Zaccaria. *A System-Level Methodology for Fast Multi-Objective Design Space Exploration*, Proceedings of GLSVLSI 2003: Great Lakes Symposium on VLSI, pp. 92 to 95. - Washington, DC - USA. April 2003.
60. G. Palermo, C. Silvano, V. Zaccaria, R. Zafalon. *Branch Prediction Techniques for Low-Power VLIW Processors*, Proceedings of GLSVLSI 2003: Great Lakes Symposium on VLSI, pp. 225 to 228. - Washington, DC - USA. April 2003.
61. G. Mariani, V. Sima, G. Palermo, V. Zaccaria, C. Silvano, K. Bertels. *Using multi-objective design space exploration to enable run-time resource management for reconfigurable architectures*, Proceedings of DATE 2012: IEEE Design, Automation and Test Conference in Europe, pp. 1379 to 1384. IEEE - Piscataway, NJ - USA - Dresden, Germany. March 2012.
62. L. Salvemini, M. Sami, D. Sciuto, C. Silvano, V. Zaccaria, R. Zafalon. *A Methodology for the Efficient Architectural Exploration of Energy-Delay Trade-offs for Embedded Systems*, Proceedings of SAC 2003: Symposium on Applied Computing, pp. 672 to 678. - Melbourne, FL - USA. March 2003.
63. M. Sami, D. Sciuto, C. Silvano, V. Zaccaria. *Power Exploration for Embedded VLIW Architectures*, Proceedings of ICCAD-2000: IEEE/ACM Int. Conference on Computer Aided Design, pp. 498 to 503. - San Jose, CA - USA. November 2000.

64. A. Bona, M. Sami, D. Sciuto, C. Silvano, V. Zaccaria, R. Zafalon. *An instruction-level methodology for power estimation and optimization of embedded VLIW cores*, Proceedings of DATE 2002: IEEE Design, Automation and Test Conference in Europe, pp. 1128 to 1128. - Paris, France. March 2002.
65. W. Fornaciari, D. Sciuto, C. Silvano, V. Zaccaria. *Fast System-Level Exploration of Memory Architectures Driven by Energy-Delay Metrics*, Proceedings of ISCAS 2001: IEEE Int. Symposium on Circuits and Systems, pp. 502 to 505. - Sydney, Australia. May 2001.
66. M. Sami, D. Sciuto, C. Silvano, V. Zaccaria, R. Zafalon. *Exploiting Data Forwarding to Reduce the Power Budget of VLIW Embedded Processors*, Proceedings of DATE 2001: IEEE Design, Automation and Test Conference in Europe, pp. 252 to 257. - Munich, Germany. March 2001.
67. V. Cassani, S. Gianelli, M. Matera, R. Medana, E. Quintarelli, L. Tanca, V. Zaccaria. *On the Role of Context in the Design of Mobile Mashups*, pp. 108 to 128 in *\*Rapid Mashup Development Tools: Second International Rapid Mashup Challenge, RMC 2016, Lugano, Switzerland, June 6, 2016, Revised Selected Papers\**. Springer International Publishing - Cham. June 2016.
68. C. Silvano, W. Fornaciari, G. Palermo, V. Zaccaria, F. Castro, M. Martinez, S. Bocchio, R. Zafalon, P. Avasare, G. Vanmeerbeeck, C. Ykman-couvreur, M. Wouters, C. Kavka, L. Onesti, A. Turco, U. Bondi, G. Mariani, H. Posadas, E. Villar, C. Wu, F. Dongrui, Z. Hao, T. Shibin. *MULTICUBE: Multi-Objective Design Space Exploration of Multi-Core Architectures*, pp. 47 to 63 in *\*Lecture Notes in Electrical Engineering, Vol. 57 - Selected Papers from VLSI 2010 Annual Symposium, N. Voros et al. (Eds.)\**. Springer Science+Business Media - . 2011.
69. C. Silvano, W. Fornaciari, S. Crespi Reghizzi, G. Agosta, G. Palermo, V. Zaccaria, P. Bellasi, F. Castro, S. Corbetta, A. Di Biagio, E. Speziale, M. Tartara, D. Melpignano, J. Zins, D. Siorpaes, H. Huebert, B. Stabernack, J. Brandenburg, M. Palkovic, P. Raghavan, C. Ykman-couvreur, A. Bartzas, S. Xydis, D. Soudris, T. Kempf, G. Ascheid, R. Meyr, J. Ansari, P. Mahonen, B. Vanthournout. *2PARMA: Parallel Paradigms and Run-time Management Techniques for Many-Core Architectures*, pp. 65 to 79 in *\*Lecture Notes in Electrical Engineering, Vol. 57 - Selected Papers from VLSI 2010 Annual Symposium, N. Voros et al. (Eds.)\**. Springer Science+Business Media - . 2011.
70. G. Mariani, C. Ykman-couvreur, P. Avasare, G. Vanmeerbeeck, G. Palermo, C. Silvano, V. Zaccaria. *Design Space Exploration for Run-time Management of a Reconfigurable System for Video Streaming*, pp. 189 to 204 in *\*Multi-objective Design Space Exploration of Multiprocessor SoC Architectures, Cristina Silvano, William Fornaciari, Eugenio Villar (Eds.)\**. Springer Science+Business Media - . 2011.
71. C. Kavka, L. Onesti, E. Rigoni, A. Turco, S. Bocchio, F. Castro, G. Palermo, C. Silvano, V. Zaccaria, G. Mariani, F. Dongrui, Z. Hao, T. Shibin. *Design Space Exploration of Parallel Architectures*, pp. 171 to 187 in *\*Multi-objective Design Space Exploration of Multiprocessor SoC Architectures, Cristina Silvano, William Fornaciari, Eugenio Villar (Eds.)\**. Springer Science+Business Media - . 2011.
72. P. Avasare, C. Ykman-couvreur, G. Vanmeerbeeck, G. Mariani, G. Palermo, C. Silvano, V. Zaccaria. *Design Space Exploration Supporting Run-Time Resource Management*, pp. 93 to 107 in *\*Multi-objective Design Space Exploration of Multiprocessor SoC Architectures, Cristina Silvano, William Fornaciari, Eugenio Villar (Eds.)\**. Springer Science+Business Media - . 2011.

73. G. Palermo, C. Silvano, V. Zaccaria, E. Rigoni, C. Kavka, A. Turco, G. Mariani. *Response Surface Modeling for Design Space Exploration of Embedded Systems*, pp. 75 to 91 in \*Multi-objective Design Space Exploration of Multiprocessor SoC Architectures, Cristina Silvano, William Fornaciari, Eugenio Villar (Eds.)\*. Springer Science+Business Media - . 2011.
74. E. Rigoni, C. Kavka, A. Turco, G. Palermo, C. Silvano, V. Zaccaria, G. Mariani. *Optimization Algorithms for Design Space Exploration of Embedded Systems*, pp. 51 to 73 in \*Multi-objective Design Space Exploration of Multiprocessor SoC Architectures, Cristina Silvano, William Fornaciari, Eugenio Villar (Eds.)\*. Springer Science+Business Media - . 2011.
75. C. Silvano, W. Fornaciari, G. Palermo, V. Zaccaria, F. Castro, M. Martinez, S. Bocchio, R. Zafalon, P. Avasare, G. Vanmeerbeeck, C. Ykman-couvreur, M. Wouters, C. Kavka, L. Onesti, A. Turco, U. Bondi, G. Mariani, H. Posadas, E. Villar, C. Wu, F. Dongrui, Z. Hao. *The MULTICUBE Design Flow*, pp. 3 to 17 in \*Multi-objective Design Space Exploration of Multiprocessor SoC Architectures, Cristina Silvano, William Fornaciari, Eugenio Villar (Eds.)\*. Springer Science+Business Media - . 2011.
76. G. Bertoni, L. Breveglieri, M. Monchiero, G. Palermo, V. Zaccaria. *A Power Attack Methodology to AES Based on Induced Cache Misses: Procedure, Evaluation and Possible Countermeasures*, pp. 37 to 52 in \*New Trends in Cryptographic Systems, N. Nedjah and L.M. Mourelle (Eds.)\*. Nova Science Publishers - . 2006.
77. A. Bona, V. Zaccaria, R. Zafalon. *System Level Power Modeling and Simulation of High-End Industrial Network-on-Chip*, pp. 233 to 254 in \*Ultra Low-Power Electronics and Design, E. Macii (ed.)\*. Springer US - . 2004.
78. C. Silvano, W. Fornaciari, S. Crespi Reghizzi, G. Agosta, G. Palermo, V. Zaccaria, P. Bellasi, F. Castro, S. Corbetta, E. Speziale, D. Melpignano, J. Zins, H. Hubert, B. Stabernack, J. Brandenburg, M. Palkovic, P. Raghavan, C. Ykman-couvreur, I. Anagnostopoulos, A. Bartzas, D. Soudris, T. Kempf, G. Ascheid, J. Ansari, P. Mahonen, B. Vanthournout. *Parallel paradigms and run-time management techniques for many-core architectures: the 2PARMA approach*, Proceedings of INAC-OCMC 2012: Interconnection Network Architecture: On-Chip, Multi-Chip, pp. 39 to 42. - Paris, France. January 2012.
79. C. Silvano, W. Fornaciari, S. Crespi Reghizzi, G. Agosta, G. Palermo, V. Zaccaria, P. Bellasi, F. Castro, S. Corbetta, E. Speziale, D. Melpignano, J. Zins, H. Hubert, B. Stabernack, J. Brandenburg, M. Palkovic, P. Raghavan, C. Ykman-couvreur, I. Anagnostopoulos, A. Bartzas, D. Soudris, T. Kempf, G. Ascheid, J. Ansari, P. Mahonen, B. Vanthournout. *Invited paper: Parallel programming and run-time resource management framework for many-core platforms: The 2PARMA approach*, Proceedings of ReCoSoC 2011: Reconfigurable Communication-centric Systems-on-Chip, pp. 1 to 7. - . June 2011.
80. G. Mariani, G. Palermo, V. Zaccaria, C. Silvano. *Evaluating Run-time Resource Management Policies for Multi-core Embedded Platforms with the EMME Evaluation Framework*, Proceedings of the ARCS Workshops 2012, pp. 363 to 374. - . February 2012.
81. D. Matos, G. Palermo, V. Zaccaria, C. Reinbrecht, A. Susin, C. Silvano, L. Carro. *Floorplanning-aware design space exploration for application-specific hierarchical networks on-chip*, Proceedings

- of NoCArc 2011: 4th International Workshop on Network on Chip Architectures, pp. 31 to 36. - Porto Alegre, Brazil. December 2011.
82. V. Zaccaria, G. Palermo, F. Castro, C. Silvano, G. Mariani. *Multicube Explorer: An Open Source Framework for Design Space Exploration of Chip Multi-Processors*, Proceedings of 2PARMA: Workshop on Parallel Programming and Run-time Management Techniques for Many-core Architectures, pp. 325 to 331. - Hannover, Germany. February 2010.
  83. A. Choudury, G. Palermo, C. Silvano, V. Zaccaria. *Yield Enhancement by Robust Application-specific Mapping on Network-on-Chips*, Proceedings of NoCArc '09: International Workshop on Network on Chip Architectures, pp. 37 to 42. - New York, NY - USA. December 2009.
  84. G. Palermo, C. Silvano, V. Zaccaria. *A DoE/RSM-based Strategy for an Efficient Design Space Exploration targeted to CMPs*, Proceedings of RAPIDO 2009: Workshop on Rapid Simulation and Performance Evaluation: Methods and Tools. - Paphos, Cyprus. January 2009.
  85. V. Zaccaria. *Data Flow Deadlock Avoidance for Streaming Applications Mapped on Network-on-Chips*, Workshop on Streaming Systems: From Web and Enterprise to Multicore (in conjunction with IEEE/ACM Micro-41), Como, Italy. - . November 2008.
  86. G. Palermo, C. Silvano, V. Zaccaria. *Robust Optimization of SoC Architectures: A Multi-Scenario Approach*, Proceedings of ESTIMEDIA 2008: IEEE/ACM/IFIP Workshop on Embedded Systems for Real-Time Multimedia, pp. 7 to 12. - Atlanta, GA - USA. October 2008.
  87. L. Benini, D. Bruni, M. Chinosi, C. Silvano, V. Zaccaria, R. Zafalon. *A Power Modeling and Estimation Framework for VLIW-based Embedded Systems*, Proceedings of PATMOS 2001: IEEE International Workshop on Power and Timing Modeling, Optimization and Simulation. - Yverdon-les-Bains, Switzerland. September 2001.
  88. A. Bona, V. Zaccaria, R. Zafalon. *Low Effort, High Accuracy Network-on-Chip Power Macro Modeling*, Proceedings of PATMOS 2004: IEEE International Workshop on Power and Timing Modeling, Optimization and Simulation, pp. 541 to 552. - Isle of Santorini, Greece. September 2004.
  89. G. Palermo, C. Silvano, V. Zaccaria. *A Flexible Framework for Fast Multi-Objective Design Space Exploration of Embedded Systems*, Proceedings of PATMOS 2003: IEEE International Workshop on Power and Timing Modeling, Optimization and Simulation, pp. 249 to 258. - Torino, Italy. September 2003.
  90. W. Fornaciari, V. Piuri, A. Prestileo, V. Zaccaria. *An Agent-based Approach to Full Interoperability and Allocation Transparency in Distributed File Systems*, Proceedings of MATA 2001: Third International Workshop On Mobile Agents For Telecommunication Applications, pp. 153 to 162. - Monreal, Canada. August 2001.