
## Memory Organization:

@. Memory Hremarchy:-Main goal of memory Hierarchy 18 to obtain the highest possible access speed while minimizing the total cost of the memory system.



D. Primary (Main) Memory: - The memory which is used by the CPU, during program excecution as called main memory. It is directly connected with CPU. It is relatively large and fast memony used to store programs and data during the computer operation. Semiconductor integrated circuit is the principle technology used for main memory. RAM, ROM and Cache memory are main

a) Random Access Memory (RAM):-RAM Chips are available in Luo modes static and dynamic.

Statec RAM -> It consists of internal flip flops to store binary Information. It is easiser to use and has shorter rend/write

Dynamec RAM -> It stores binary information in the form, of electric charges in capacitors. The stored charge tends to discharge with time, so dynamic RAM (DRAM) words are refreshed every few milliseronds to restore the decaying charge.

Scanned with Cam Scanner

by Read-Only Memony (ROM):- Random access ROM, chips are used for storing programs that are permanently resident in computer and for tables of constants that do not change ence computer is manufactured. The content of ROM remain unchanged after power is twined off and on again.

Bootstop loader > It is insteal program whose function is to start the computer operating system when power is turned on and is stored in ROM portion of main memory.

Computer startup > The startup of a computer consists of turning the power on and starting the execution of an Initial program. Thus when power 18 turned on, the hardware of the computer sets the PC to the first address of the bootstrap leader. The bootstrap program loads the portion of the OS from the desk to main memory and control 18 then transferred to the OS, which prepares the computer for general use.

B. RAM	and ROM	Chips:			Bidhe	chional
RAI				_	Bian	
Chips	Select 1 – Select 2 –	CS1 CS2	128 X8	£	8-bit date	a bus.
	Read -	RD WR	RAM			
7-k	of address —	Mat		1		

Two control signals (CS) are used for enabling the KAM chip. Bar above CS 2 indicates that Chip 18 enabled only when CS 1 = 1 and CS 2 = 0. RD and WR are read and wife control signals that are used to define mode of transfer. Since the size of Ram is of 128 words so we need 7-bit address. Working of Chip its described by following function table:

CS1	CS2 RD	WR	Memory Function	State of data bus
001111	010001 X	XXONXX	Inhibit Inhibit Inhibit White Read Inhibit	High-Impedence High-Impedence High-Impedence Input data to RAM Output data from RAM High-Impedence

ROM Chip		( Unidirectional
Chip Select 2 — CS1 Chip Select 2 — CS2	512×8 ROM	>8-bet data bus
a - bit address - AD	9	

Two control signals (CS) are used for enabling. ROM chip. Box above CS 2 indicates that chip is enabled only when CS 1=1 and CS 2=0, RD and WR are not used here because ROM is read-only memory. Since the size of RAM +8 of 512 words so we need 9-bit address. Working of ROM chip can also be described by similar function table. as for RAM chip excluding RD and WR column.

@ Memory Address Map:-


Memory address map is the process of assigning address space to a memory system of a computer. Suppose a memory system with 128 words of RAM and 512 words of ROM. If we use RAM chip with 128 words we need to use 4 RAM chips. For this situation memory address map can be done as given in the table below:

Component	Hexa	Address bus		
RAM 1	0000-007F	10987654321		
RAM 2	0080-00FF	0 0 0 × × × × × × × × × × × × × × × × ×		
RAM3	0100-017F	0 1 0 ××× × × ×		
RAM 4	0180 -01FF	0 1 1 x x x x x x x		
ROM	0200 -03FF	1 × ×××××××		

Address lines 1-7 are used to represent address of RAM chips because their size is 128 words but address line 1-9 are used to represent address of ROM chips because size of ROM is 512 words.

RAM and ROM chips are connected to a CPU through the data and address buses. The top-order lines on the address bus selects the byte within the chips and other lines on the address bus bus selects a contembration the chips and other lines on the address

particular chip through its chip select inputs.




The Memory connection to CPU assuming 128X8 RAM and 512X8 ROM.

D. Auxiliary (Secondry) Memory: - The most common auxiliary memory devices used in computer systems are magnetic disks and magnetic tapes.

Magnetic desks -> A magnetic desk , 48 a circular plate Constructed of metal or plastic coaled with magnetized material. Bits are stored in magnetized surface in spots along concentric circles called tracks. The tracks are commonly divided into sections called sectors. Disks that are permanently attached to the unit assembly and cannot be removed by the occasional user are called hord disks. A disk drive with removable disks is called a floppy disk.

Magnetic tape -> Magnetic tape is a strip of plastic coaled with a magnetic recording medium. Bits are recorded as magnetic spots on the tape along several tracks. Usually, seven or nine bits are recorded simultaneously to form a character together with a parity bit. Read/with heads are mounted one in each brack so that data can be recorded and read as a sequence of characters.

Associative Memory:
Hardware Organization:



- frg. Block dragram of associative memory.

It consists of a memory array and logic for m words with m bits per word. The argument register (A) and Key register (K) each have n bits, one for each bit of word. The M register match register (M) has m bits, one for each memory word. The key provides a mask or identifying prece of information which specifies how the reference to memory 48 made.

Match Logic:
The match logic for each word can be derived from the comparision algorithm for two benary numbers. First, we neglect the key bits and compare the argument on A with the bits stored in the cells of the words.

Word I is equal to the argument in A of  $A_j = F_{ij}$  for j = 1, 2, ..., n.
Two bits are equal if they are both 1 or both 0. The equality of two bits can be expressed logically by the Boolean

 $\infty_j = A_j F_{ij} + A_j F_{ij}$ 

where,  $x_j = 1$  if the pairs of bits in position j are equal otherwise,  $x_j = 0$ .

For a word of to be equal to the argument in A we must have all its variables equal to 1. This 98 the condition for setting the corresponding match both Mp to 1. The Boolean function for this condition is:

Mp=>4×2×2×3...×n.

and constitutes the AND operation of all pairs of matched bits.

Read Operation: If more than one word on memory matches the unmasked argument field, all the matched words will negister. It is then necessary to scan the bits of the match register one at a time. The matched words are read on sequence corresponding Mg bit 18 1.

Capability for storing the information to be searched. Writing in an association memory can take different forms, depending on the application. If the entire memory is spendion then the writing can be done by addressing each cocation in sequence. If unwanted words have to be deleted and new words inserted one at a time, then there is a need for a special register to distinguish between active and machine words.

(ache Memory:

Cache Memory:

Cache 18 a fast small capacity memory that should hold that enformation which 18 most likely to be accessed. The cache memory access time 18 less than the access time of main memory by a factor of 5 to 10: Cache 18 the fastest component in memory hierarchy. It 18 placed between the CPU and main memory as in the figure below:




fig. Example of cache memory.

De hocality of refrence: Analysis of a large number of typical programs that shown that the refrences to memory at any given interval of time tend to be confined within a few localized areas in memory. This phenomenon is known as locality of refrence. Loops and sub-routines tend to localize the refrences to memory for fetching instructions, this is the reason for this property.

Temporal Locality > The information which is used currently is likely to be in use in near future. For e.g. Reuse of information in loops.

Spatial locality > If a word 18 accessed, adjacent (mean) words
are likely accessed soon. For eg. Related data Items (armys) are
usually stored together; instructions are executed sequentially.

The property of Locality of Refrence makes the Cache memory
systems work.

@. Hit of Mess Ratio:

The performance of cache memory 18 frequently measured in terms of a quantity called hit ratio. When the CPV refers to memory and finds the word in cache, it is said to produce a het. If the word is not found in cache, it is in morn memory then it counts as a miss. The ratio of number of hits divided by the total CPV refrences to memory (hots plus misses) is the hit ratio.

The hit ratio is best measured experimentally by running representative programs in the computer and measuring the number of hits and misses during a given interval of time. Het ratios of 0.9 or higher have been reported. This high ratio verifies the validity of the locality of refrence property.

System can be emproved considerably by use of a cache. If the host ratio is high enough so that the most of the time the CPU accesses the cache enstead of main memory, the average access time is closer to the access time of the fast cache memory. OR Cache Mapping

Mapping:- The transformation of data from main memory to cache memory 48 referred to as a mapping process. Following three types of mapping procedures are of practical interest when considering the organization of cache memory:


a) Associative mapping -> This is the fastest and most flexible method of cache organization. The associative memory stores both the address and content (data) of the memory word. This permits any location in cache to store any word from main memory. This organization is as below:

CPU address (15 bets)

-Address->	-Data
01000	3450
02777	6710
22345	1234

fig. Associative mapping cache (all numbers in octal).

Direct mapping -> Main memory locations can only be copied into one location in the cache this is accomplished by dividing main memory into pages that correspond in size with the cache.



tig. Example of direct mapping used in cache memony.

Set-Associative Mapping-The disadvantage of direct mapping 98 that two words with the same index in their address but With different tag values cannot reside in cache memory at the same time. Set-Associative mapping is an improvement over direct mapping organization. So, each word of cache can store two or more words of memory under the same index address. Each data word 48 stored together with its tag and the number of tag-data items in one word of eache 18 said to form a set.

Index 000	Tag	Data	Tag	Data
000	01	3450	02	5670
	-		[]	
			11.	
サチギ	02	. 6710	00	2340

fig. Example of Set-Associative mapping used in cache memory.

& Write Policies/Writing and Cache: If the operation as write, then there are two ways that the system can proceed. The first is write-through method. This method update the main memory with every memory write operation, with cache memory being updated in parallel of it contains the word at the specified address. This method has the advantage that main memory always contains the same data as the cache.

The second method is write-back method. In this method only the cache docation is updated during a write operation. The location is then marked by a flag so that leter when the word is removed from the cache it is copied into main memory.