

	trage flo.
the voltage drop across Re by	passes to
the ground yielding Y=0.  Hence the NAND gate  RTI	9
NOA Sala	JP.
2 mis 13, 1 -01 = A+B	K
B. Ro Kg.	
MOR yole.	-Y = Ate
Symbo	
The RTL ckt for the NOR gate	has been
NOR gate is given below:	le for the
	1 LALK
For the first entry, A B	. 1.Y/2018
A=0, B=0, no voltage 0 0 drops across base 0 1	A Long
	0
	0
remain off. Hence the	
supply vollage and a appea	15 10 the
output and 1 = 1.	
for the 2 entry	BANK LA
A = 0, B = 1, the upper transisto	r remains
off while there is voltage drop RB of the lower base resistor the	across 28
D 1111	Diasel

A STREET, STRE

	Page No.			
	Touces to			
	the voltage drop across Rc by passes to			
	me ground yielding Y=0.			
	Hence the NAND gate			
	RTL NOR Gate:			
	RTL NOR Gate:			
	a la			
21	1 POY = A+B			
	B Ra			
	RTL X2 ATR			
	MTL Jake. F AtB			
	symbol.			
1 1	The RTL ckt for the NOR gate has been			
	outlined in the fig. The truth table for the			
	NOR gate is given below:			
	For the first entry, A B Y			
	A=0, B=0, no voltage 0 0			
*	drops across base 0 1 0			
-	resistors RB and hence 1 0 0			
	both the transistors 1 1 0			
	remain off. Hence the			
1 4	supply voltage across Rc appears in the			
	Loit and later and			
	For the 2 <sup>nd</sup> entry			
	1=0 B=1 the upper transistor remains			
A.	ro while there is voltage arop across P			
3,11	RB of the lower base resistor that biases			
-	"B			

Page No.

the lower transistor, it conducts and the supply voltage by passes thereby giving Y=0. For the 3rd entry A=1, B=0, the same thing happens as in the 2rd entry. For the last entry A=1, B=1 both the transistors bias by the voltage drops across  $R_B$  and the supply voltage across  $R_C$  passes to the ground thereby giving Y=0. Hence the NOR gate.

TTL NAND gate

B<sub>1</sub> is the transistor with multiple emitter inputs (A, B, C). When one of the inputs (A or B or C) is low, the supply voltage drop across R<sub>1</sub> biases the P<sub>N</sub> junction of Base - emitter of B<sub>1</sub> and passes to the ground. Hence B<sub>2</sub> is unbiased, it remains OFF and the voltage seeing across R<sub>2</sub>

Page	No.	_
Date		

appears in the output i.e. Y = 1. When any two of the inputs or all the inputs are low, the same situation appears as described above and hence Y = 1 again.

When all the inputs (A=B=C=1), the base. emitter junction of B, is reverse biased while Base-collector junction of the same transistor is forward biased. Hence transister B2 remains forward biased and the supply voltage across Rc goes to the grand thereby provide producing a low output i.e. Y=0

l a la	in I the first had a second	1 5 L. It.
Truth table:	A B C	Y= ABC
	0 0 0	1
a - A so well to	0 0 1	1
	0 1 0	1
2 4	0 1 1	1
	1 0 0	1
	1 0 1	1
ations ale game	412 - 1 - 1 - 1 - 1 - 1	th 12 12 1
with the	1 1111111111111111111111111111111111111	Olicin
The state of the s		