

# Matthew Wong

925-482-5886 | [matthew-wong@berkeley.edu](mailto:matthew-wong@berkeley.edu) | [w-matthew.github.io/](https://w-matthew.github.io/) | [github.com/w-matthew](https://github.com/w-matthew)

## EDUCATION

### University of Southern California

*M.S. in Electrical and Computer Engineering*

*Concentration:* Analog, Mixed-Signals, RF Integrated Circuits

Los Angeles, CA

*Expected May 2027*

### University of California, Berkeley

*B.S. in Electrical Engineering and Computer Science*

*Relevant Courses:* Digital Integrated Circuits, Analog Integrated Circuits, Computer Architecture, Integrated Circuit Devices, Microfabrication Technology

Berkeley, CA

*GPA: 3.61 — May 2025*

## EXPERIENCE

### Research Assistant | Altium, Matlab, Python, Soildworks

*Chien Lab, Berkeley Sensor and Actuator Center*

August 2024 – Present

*Berkeley, CA*

- Led the design of an automated aptamer-based biosensor system for 3-electrode experiments
- Fabricated multilayer PCBs considering signal integrity, power distribution, and thermal management
- Wrote firmware libraries for SPI and performed system verification
- Electrochemical sensing for the aptamers kanamycin (used in treating MDR tuberculosis) and doxorubicin (chemotherapeutic agent for breast, bladder, and other cancers)

## PROJECTS

### LCD Display Driver | Cadence Virtuoso, Python

December 2024

- Designed a differential input, single-ended output amplifier in 45nm CMOS to display pixels at 60 Hz
- Two-stage op-amp: telescopic cascode stage (high gain) and class AB output stage (avoid slewing)
- Miller compensation for stability
- Switched-capacitor feedback in closed loop, RC load to model driving the pixel
- Achieved gain of 71 dB, phase margin of 55°, power consumption of 2 mW, and settling time of 160 ns

### RISC-V Softcore Processor | SystemVerilog, Synopsys VCS, Cadence Innovus

December 2024

- Designed a 5-stage CPU for FPGA running at 130 MHz and average cycles per instruction of 1.3
- Implemented branch prediction and forwarding paths
- Utilized AXI to communicate with cache

### DAC Design | Cadence Virtuoso

September 2024

- Implemented R-2R ladder topology for an 8-bit DAC
- Reached  $\pm 0.5$  LSB accuracy and settling time of 5  $\mu S$
- Performed verification and characterization tests for linearity analysis

### FPGA Facial Recognition | SystemVerilog, Python, Vivado

August 2024

- Implemented the Haar cascade algorithm for face detection and the Local Binary Pattern Histogram (LBPH) for feature extraction
- Enabled real-time results through dual core processor to parallelize detection and recognition data

## SKILLS

**Languages:** SystemVerilog, Python, MATLAB, C, Java, RISC-V

**Tools:** Vivado, TCL, Virtuoso, Altium, Innovus, Solidworks

**Circuits:** TIA, LDO, Comparators, Switch-Capacitor, SAR ADC, DAC, FIFO

**Communication Protocols:** UART, I2C, SPI, AXI