
### **Integrated Systems Architectures**

# Design of a RISC-V-lite processor Description

## 1 Problem description

In this lab you have to design in VHDL or SystemVerilog a RISC-V-lite processor with 5 pipeline stages. The instructions supported by the RISC-V-lite processor are a <u>subset</u> of the whole RV32I: the ones required to execute the *minv* application as discussed in Section 2. The RV32I has a 32-bit fixed-width instruction set, where instructions are organized in six classes (R, I, S, B, U and J). The full list of instructions is summarized in the RISC-V reference data card. More details can be found in the RISC-V Instruction Set Manual, Volume I: User-Level/Unprivileged ISA (available at https://riscv.org/specifications/) where you can find the detail of opcode values and coding for each RV32I base instruction.



# 2 Compiling the source application

The application you have to run on your RISC-V-lite processor is available on portale as a C model made of 3 files:

- 1. main.c
- 2. minv.h
- 3. minv.c

In order to obtain the sequence of instructions to execute, we rely on gcc. It is worth noting that, to generate the executable file, the compiler requires informations about the memory organization (linker script) and a preamble to initialize registers, such as the stack pointer-sp (crt0 file). In this lab we rely on very basic linker script and  $crt0^1$ .

The simple crt0 file (crt0.s) defines the \_start symbol, which represents the address of the first instruction to execute (in this example the first instruction in the instruction memory). Then, it loads the global pointer and stack pointer registers (gp and sp). Finally, it calls the *main* function with jump-and-link instruction (jal) and the execution terminates with an inifinite loop (j el).

```
.section .init, "ax"
.global _start
_start:
    .cfi_startproc
    .cfi_undefined ra
    .option push
    .option norelax
    la gp, __global_pointer$
    .option pop
    la sp, __stack_top
    add s0, sp, zero
    jal ra, main
el:
    j el
    .cfi_endproc
    . end
```

The linker script contains the memory organization: a ROM for the code, which first address is 0x00400000 and a RAM for the data, which first address is 0x10010000. The global pointer is set to 0x10008000 and the stack pointer is placed at address 0x7fffeffc. Then, each segment of the program is assigned to the correct memory type, namely .init and .text to the ROM and .data to the RAM.

<sup>&</sup>lt;sup>1</sup>Linker script and crt0 are inspired by the ones you can find at https://twilco.github.io/riscv-from-scratch/2019/04/27/riscv-from-scratch-2.html

```
}
ENTRY(_start)
SECTIONS
  /* Read-only sections, merged into text segment: */
  PROVIDE (__executable_start = SEGMENT_START("text-segment", 0x10000));
  . = SEGMENT.START("text-segment", 0x10000) + SIZEOF_HEADERS;
  /* ISA lab begin */
  PROVIDE(\_stack\_top = 0 \times 7fffeffc);
  /* ISA lab end */
  .init
    KEEP (*(SORT_NONE(.init)))
  > ROM
  .text
    *(.\, text\,.\, unlikely\, .\, text\,. *\, \_unlikely\, .\, text\,.\, unlikely\,. *)
    *(.text.exit .text.exit.*)
    *(.text.startup .text.startup.*)
    *(.text.hot .text.hot.*)
    *(.text .stub .text.* .gnu.linkonce.t.*)
    /* .gnu.warning sections are handled specially by elf32.em. */
    *(.gnu.warning)
  \} > ROM
  PROVIDE (-etext = .);
  PROVIDE (_{etext} = .);
  PROVIDE (etext = .);
  . data
    *(.data .data.* .gnu.linkonce.d.*)
    SORT (CONSTRUCTORS)
  \} > RAM
  .data1
                   : \{ *(.data1) \} > RAM
  .got
                   : \{ *(.got.plt) *(.igot.plt) *(.got) *(.igot) \} > RAM
  /* \ \ \text{We want the small data sections together} \ , \ \ \text{so single-instruction offsets}
     can access them all, and initialized data all before uninitialized, so
     we can shorten the on-disk segment size. */
  . sdata
  {
   /* _{-global_pointer} = . + 0x800; */
   /* ISA lab begin */
   -global-pointer\$ = 0x10008000;
   /* ISA lab end */
    *(.srodata.cst16) *(.srodata.cst8) *(.srodata.cst4) *(.srodata.cst2)
    *(.srodata .srodata.*)
    *(.sdata .sdata.* .gnu.linkonce.s.*)
  \} > RAM
  _{\text{edata}} = .; \text{ PROVIDE (edata = .)};
  . = .;
  _{-}bss_start = .;
  .sbss
  {
    *(.dynsbss)
    *(.sbss .sbss.* .gnu.linkonce.sb.*)
    * (.scommon)
  \} > RAM
  .bss
```

```
{
 *(.dynbss)
 *(.bss .bss.* .gnu.linkonce.b.*)
 *(COMMON)

/* Align here to ensure that the .bss section occupies space up to
    _end. Align after .bss to ensure correct alignment even if the
    .bss section disappears because there are no input sections.
    FIXME: Why do we need it? When there is no .bss section, we don't
    pad the .data section. */
    = ALIGN(. != 0 ? 32 / 8 : 1);
} > RAM
    = ALIGN(32 / 8);
    = SEGMENT_START("ldata-segment", .);
    = ALIGN(32 / 8);
    _end = .; PROVIDE (end = .);
}
```

To compile the source code we call the RISC-V version of gcc, that is riscv32-unknown-elf-gcc and we specify several parameters, such as the architecture type (RV32I), the optimitazion level (O3), the absence of external libraries, the linker script and the crt0 file. This generates the binary executable file in elf format.

Once we have the executable with need to extract:

1. the sequence of instructions with the correct corresponding address;

### 2. the data

This can be done by relying on a disassembler (*objdump*) able to convert the binary executable file into a text file. In particular, with proper flags one can obtain the content of the program segments and of data segments.

To ease the procedure we provide you with a *makefile* which automatically extracts code and data from the binary executable file by simply issueing:

> make clean

#### > make all

### This generates two files: main.hex and data.hex.

Let's consider a simple C program where the *main* calls a function which performs c=a+b with a and b being the first and the second element of a two position array, named v (a=v[0]=5 and b=v[1]=7). Note: this is only an example, your application is *minv*. The file named main.hex looks like the following.

```
main:
           file format elf32-littleriscv
Disassembly of section .init:
00400000 < start >:
  400000:
                 1fc18197
                                            auipc
                                                     gp, 0x1fc18
  400004:
                 00018193
                                            mv
                                                     gp,gp
  400008:
                 7fbff117
                                            auipc
                                                     sp,0x7fbff
                 ff410113
  40000c:
                                            addi
                                                     sp, sp, -12 # 7fffeffc < _stack_top >
                 00010433
  400010:
                                            add
                                                     s0, sp, zero
                 008000 \,\mathrm{ef}
                                                     ra,40001c <main>
  400014:
                                            jal
00400018 <el>:
                 0000006f
  400018:
                                            i
                                                     400018 <el>
Disassembly of section .text:
0040001c <main>:
  40001c:
                 10010537
                                            lui
                                                     a0,0x10010
  400020:
                 ff010113
                                            addi
                                                     sp, sp, -16
  400024:
                 00050513
                                            mv
                                                     a0, a0
                                                     ra,12(sp)
  400028:
                 00112623
                                            sw
  40002c:
                 01c000ef
                                            jal
                                                     ra,400048 <sum>
  400030:
                 00c12083
                                            lw
                                                     ra,12(sp)
  400034:
                 100107b7
                                            lui
                                                     a5,0x10010
                                                     a0,8(a5) # 10010008 < c >
  400038:
                 00a7a423
                                            sw
  40003c:
                 00000513
                                            l i
                                                     a0.0
  400040:
                 01010113
                                            addi
                                                     sp, sp, 16
  400044:
                 00008067
                                            ret
00400048 <sum>:
  400048:
                 00052703
                                            lw
                                                     a4,0(a0) # 10010000 < v >
  40004c:
                 00452503
                                            lw
                                                     a0,4(a0)
  400050:
                 00a70533
                                            add
                                                     a0, a4, a0
  400054:
                 00008067
                                            ret
```

As it can be observed the code begins with the \_start label followed by three main columns: the memory address, the instruction in hexadecimal form and the corresponding assembly instruction. The first part is the stating portion of the crt0. Then, there is a jal instruction to the main and when the program returns there is the infinite loop (ending portiong of the crt0). The main program prepares the stack pointer (sp) and calls the sum routine, which loads v[0] and v[1] and performs the addition.

The file named data.hex looks like the following.

 10010002:
 0000
 unimp

 10010004:
 0007
 0x7

 10010006:
 0000
 unimp

As it can be observed the disassembler tries to translate the data into instructions; thus, only the first two columns are relevant: the memory address and the data value in hexadecimal form.

#### 3 RISC-V instruction simulator

In order to simulate and validate the architecture, a RISC-V simulator can be very helpful. RARS is a simple and effective RISC-V simulator written in Java

(https://github.com/TheThirdOne/rars/releases).

Given that you are working on a machine with Java already installed, RARS can be launched by double-clicking the .jar file or from the command line:

java -jar <file.jar>

Once you have an assembly file with the code you want to run, you simply open the file via RARS and assemble it  $(Run \rightarrow Assemble)$ . RARS is now ready to run. The instruction to be executed is highlighted in yellow and RARS shows you registers and memory content. The tab  $Settings \rightarrow Memory \ configuration$  shows you the current memory configuration, which is compatible with the configuration we specified via the linker script in Section 2.

Simulating an assembly file starting from the .hex files, is rather simple. To ease the process, you are provided with two scripts: extract\_code.sh and extract\_data.sh. As the name suggests, the former extracts from main.hex the binary executable in hexadecimal format and the corresponding assembly into two separate files. The latter extracts the data from data.hex by removing comments.

Thus, issueing:

> ./extract\_code.sh main.hex main.txt main.asm

## you obtain the binary executable in hexadecimal format (main.txt):

00400000 < .start >: 400000: 1fc18197 400004: 00018193 400008: 7fbff117 40000c: ff410113 400010: 00010433

```
400014: 008000 ef
00400018 < el >:
400018: 0000006 f
0040001c<main>:
40001c: 10010537
400020: ff010113
400024: 00050513
400028: 00112623
40002c: 01c000ef
400030: 00c12083
400034: 100107b7
400038: 00a7a423
40003c: 00000513
400040: 01010113
400044: 00008067
00400048 < sum >:
400048: 00052703
40004c: 00452503
400050: 00a70533
400054: 00008067
   and the assembly (main.asm):
section .text:
_{-s} tart:
auipc gp,0x1fc18
mv gp, gp
auipc sp,0x7fbff
addi sp, sp, -12
add s0, sp, zero
jal ra,40001c < main >
el:
j 400018 <el>
main:
lui a0,0x10010
\operatorname{addi}\ \operatorname{sp}\,,\operatorname{sp}\,,-16
mv a0, a0
sw ra, 12(sp)
jal ra,400048 <sum>
lw ra, 12(sp)
lui a5,0x10010
sw a0,8(a5)
li a0,0
addi sp, sp, 16
ret
sum:
lw a4,0(a0)
lw a0,4(a0)
add a0, a4, a0
ret
```

If you want to adjust the .txt file to keep only the instructions by removing labels and addresses you can simply issue:

```
> cat main.txt | sed s/.*:// > main.bin
```

to obtain main.bin, which is the content of the instruction memory. Similarly, you can issue:

> ./extract\_data.sh data.hex main.txt data.asm



to obtain

The assembly file you can simulate with RARS is obtained by joining the .asm files with some minor editing. Indeed, the first section we put in the assembly file is .data with the content of data.asm, where we re-create 32-bit values by adding the keyword .word. Then, we declare the .text section, we define the \_start symbol as global and we include the assembly instructions. The only further modification that is required is to adjust jump instructions such that the destination address becomes a label. In most of the cases the .asm file already provides the name of the label. In some cases you need to check with main.hex which instruction corresponds to the destination address and you have to add new labels.

```
. data
           . word 0 \times 000000005
           . word 0 \times 000000007
           .text
           .globl _start
_{\mathtt{start}}:
           auipc gp,0x1fc18
          mv gp, gp
           auipc sp,0x7fbff
           addi \operatorname{sp}, \operatorname{sp}, -12
           add s0, sp, zero
           jal ra, main
el:
           j el
main:
           lui a0,0x10010
           addi sp, sp, -16
          mv a0, a0
          sw ra,12(sp)
           jal ra, sum
```

```
lw ra,12(sp)
lui a5,0x10010
sw a0,8(a5)
li a0,0
addi sp,sp,16
ret

sum:
lw a4,0(a0)
lw a0,4(a0)
add a0,a4,a0
ret
```

## 4 Architecture, simulation and validation

Once you have the files explained in the previous sections, you can design the architecture. Note that the designed architecture must be able to run the code <u>as is</u>, so you cannot add/change/remove instructions, but you can add hardware features to the standard architecture (hazard detection, forwarding, branch prediction, ...) as your task is to run the application by maximizing the throughput (reducing stalls and pipe flush). Design your pipeline as a Harvard architecture (separate phisical memory for instructions and data) such that <u>you are not making any assumption</u> on the number of clock cycles required to read a value from a memory (either instructions or data).

### 4.1 Step 1

Add to your design an instruction and a data memory by exploiting the already provided SSRAM macro<sup>2</sup>. The memory is a single-port, synchronous (both in reading and writing) memory with separate input and output ports. Note that you also have a design example showing how to use the macro. The macro has some limitations, in particular it does not include sdf file support, so you cannot make power estimation, but you can synthesize it and check the netlist behaviour. Moreover, the current version has no working lef file, so it does not permit to complete the design flow with correct place and route.

<sup>&</sup>lt;sup>2</sup>This macro has been generated using the OpenRAM tool https://openram.org/

### 4.2 Step 2

The minv application comes with a further source file (crypt.c), which permits you to encrypt your binary code. Thus, starting from the .bin file, as defined in Section 3, you can create an encrypted version of the minv application. Stemming from your group number, working as the seed of a pseudo-random generator, the crypt program generates a sequence of keys to encrypt a message. In this application the message is main.bin. In order to strenghten the encryption mechanism, each key is used to encrypt four consecutive instructions and then it is updated with a new one, obtained as the output of the pseudo-random generator. The encryption function is simply the bit-wise exor between the key and the instruction (see crypt.c for the details). So given your group number (e.g. 02) and the file to encrypt (main.bin), the program generates a file with the sequence of keys used to encrypt the file (key.bin) and the encrypted file (enc.bin).

The corresponding command line is:

> ./crypt 02 main.bin key.bin enc.bin

and the results are:

key.bin

59b997fa 67a3797f 0b5da644 0f8ca14f 2c9550d5 3602d9d2

enc.bin

4678166d 59b81669 260666ed a6f896e9 67a27d4c 67237990 67a37910 77a27c48 f45ca757 0b58a357 0b4c8067 0a9da6ab 0f4d81cc

```
1f8da6f8
0f2b056c
0f8ca45c
2d9451c6
2c95d0b2
2c9077d6
2cd075d6
36a5dce1
360259b5
```

Once you have these two files, you can modify the architecture to store in a key-memory the sequence of keys (K-MEM) and in the instruction-memory the encrypted instructions (I-MEM). As a consequence, you have to create a component (I-decr) between the RISC-V-lite pipeline and the memories to fetch: the correct key from K-MEM, the correct instruction from I-MEM, decrypt the instruction (perform bit-wise exor) and provide it to the pipeline (see Fig. 1 for details).




Figure 1