

AutoRRAM: An Agile RRAM Compiler Featuring Simultaneous Layout/Netlist Generation and Cross-Technology Migration


<u>Tianze Wu¹</u>, Zezhi Chen², Chenkai Chai³, Jinglei Hao³, Qian Qin³, Yukai Lu³, Zhichao Lu², Zuochang Ye^{3,*}, Liang Zhao^{1,2,†}

¹Zhejiang University, ²Hefei Reliance Memory Ltd., ³Tsinghua University



Introduction


- ➤ Simultaneous Layout/Netlist generation in tens of minutes.
- The first RRAM compiler that supports process technology migration using Virtual PDK.
- The first reported Python-based agile RRAM compiler.



RRAM IP Architecture Read/Write **2D Array of RRAM Cells Control Circuit** R/W WL Select **-**Predec Xdec SL BL **RRAM Array -**Mux Ydec **In-Memory** Select Sense Amplifier Predec **Computing Circuit**

Fig. 1. RRAM IP Schematics.

- Fundamental design based on 40nm commercial RRAM technology, featuring an RRAM array, X-axis Decoder, Y-axis Decoder, Multiplexer, and Pre-decoder (Fig. 1(a)).
- Architecture incorporating transmission gates for mode switching, enabling signal gating of read/write circuitry and in-memory computing operations with user-customizable design configurations (Fig. 1(b)).



Implementation

(a) Array with peripherals.




Fig. 3. Virtual PDK.

Fig. 4. Parametric Implementation.

(b) Storage/CIM mode switching.

- ➤ Cross-Technology Migration: A Virtual PDK adapts process-independent code to specific technologies by interpreting diverse tech files for design translation, layout adjustments, and standard cell equivalence (Fig. 3).
- ➤ Parametric Implementation: Reusable, Python-implemented Parametric Cells (PCells)—like 1T1R units and logic gates—are hierarchically combined to efficiently construct top-level cell designs (Fig. 4).

