


AutoRRAM: An Agile RRAM Compiler Featuring Simultaneous Layout/Netlist Generation and Cross-Technology Migration

Tianze Wu¹, Zezhi Chen², Chenkai Chai³, Jinglei Hao³, Qian Qin³,
Yukai Lu³, Zhichao Lu², Zuochang Ye^{3,*}, Liang Zhao^{1,2,†}
¹Zhejiang University, ²Hefei Reliance Memory Ltd., ³Tsinghua University



Introduction

- Simultaneous Layout/Netlist generation in **tens of minutes**.
- The first RRAM compiler that supports **process technology migration** using Virtual PDK.
- The first reported **Python-based** agile RRAM compiler.



RRAM IP Architecture




Fig. 1. RRAM IP Schematics.

- **Fundamental design based on 40nm commercial RRAM technology**, featuring an RRAM array, X-axis Decoder, Y-axis Decoder, Multiplexer, and Pre-decoder (Fig. 1(a)).
- **Architecture incorporating transmission gates for mode switching**, enabling signal gating of read/write circuitry and in-memory computing operations with user-customizable design configurations (Fig. 1(b)).

Framework




Fig. 2. AutoRRAM compilation framework overview

Implementation




Fig. 3. Virtual PDK.




Fig. 4. Parametric Implementation.

- **Cross-Technology Migration:** A **Virtual PDK** adapts process-independent code to specific technologies by interpreting diverse tech files for design translation, layout adjustments, and standard cell equivalence (Fig. 3).

- **Parametric Implementation:** Reusable, Python-implemented **Parametric Cells** (PCells)—like 1T1R units and logic gates—are hierarchically combined to efficiently construct top-level cell designs (Fig. 4).

Results




Fig. 5. AutoRRAM vs. custom layouts. 1: array, 2: xdec, 3: ydec, 4: mux, 5: predec.




Fig. 6. AutoRRAM-generated RRAM IPs. 1: Y-axis transmission gate, 2: X-axis transmission gate.

Table I. RRAM Compiler Comparison

RRAM Compilers	[1]	[2]	AutoRRAM
Programming Language	Cadence SKILL	Cadence SKILL	Python
Cross Process Technology	✗	✗	✓
Mode Switching	✗	✗	✓

[1] A ReRAM memory compiler with layout-precise performance evaluation. S3S, 2019.
[2] An open-source RRAM compiler. NEWCAS, 2022.

AutoRRAM is the first Python RRAM compiler, also **first for process migration**, supporting **mode switching** between storage and CIM.