

## Lab\_assignment1

## Digital\_Design\_2023\_fallterm@cse.sustech

P1. Use **the logic gates in Verilog** to describe the following circuit in a **structured manner**: the bit width of the four input ports **A**, **B**, **C**, and **D**, as well as the two output ports **X** and **Y**, are all 1 bit. The module name is **lab\_a1\_p1**. (Please note that **keywords such as "assign" and "always" cannot appear in the submitted code**) (10points)



P2. Use **the data flow method in Verilog** to describe the following circuit. The bit widths of the four input ports A, B, C, and D, as well as the two output ports X and Y, are all 1 bit. The module name is **lab\_a1\_p2**. (Please note that logic gates **not**, **and**, **or**, **nor**, **nand**, **xnor**, etc. cannot appear in the submitted code) (10points)



- P3. **Build** a testbench to simulate and test the reference circuits, and the modules being tested is named **lab\_a1\_p1**, **lab\_a1\_p2**. (10points)
- Both lab\_a1\_p1 and lab\_a1\_p2 have four input ports A, B, C, D, and two output ports X and Y. The bit widths of A, B, C, D, X and Y, are all 1 bit.
- a\_tb in the testbench connects to port A of lab\_a1\_p1 and lab\_a1\_p2;
- **b**\_tb in the testbench connects to port **B** of **lab\_a1\_p1** and **lab\_a1\_p2**;
- c\_tb in the testbench connects to port C of lab\_a1\_p1 and lab\_a1\_p2;
- d\_tb in the testbench connects to port D of lab\_a1\_p1 and lab\_a1\_p2.
- x\_tb1 in the testbench connects to port X of lab\_a1\_p1;
- x\_tb2 in the testbench connects to port X of lab\_a1\_p2;
- y\_tb1 in the testbench connects to port Y of lab\_a1\_p1;
- y\_tb2 in the testbench connects to port Y of lab\_a1\_p2;

**NOTE:** The simulation time does not exceed 160ns. While submit your code to Verilog-OJ. Please use the **monitor** statement once in initial block (there is only one initial block). For example:

**Initial begin** // just for reference

\$monitor ("%d %d %d %d %d %d %d %d", a\_tb, b\_tb, c\_tb, d\_tb, x\_tb1, x\_tb2, y\_tb1, y\_tb2);


{a\_tb, b\_tb, c\_tb, d\_tb} = 4'b0000;

repeat(15) #10 {a\_tb, b\_tb, c\_tb, d\_tb} = {a\_tb, b\_tb, c\_tb, d\_tb} + 1;

#10 \$finish;

end

Tips: while run the simulation on the testbench, the expected waveform is like: ( the value of {a\_tb,b\_tb,c\_tb,d\_tb} changes from 4'b0000 to 4'b1111 with a step value of 1 for growth)



P4. Use the **logic gates** in Verilog to describe the following conversion circuit in a structured manner. The module name of this circuit is **xb2yg**, the bit width of both its input port **xb** and its output port **yg** are all 4. The circuit converts **xb** into **yg** according to the following table and method.

(Please note that keywords such as "assign" and "always" cannot appear in the submitted code) (10points)

Group1	Groupt1	Groupt2	Groupt2	Groupt3	Groupt3	Groupt4	Groupt4
Input:	Output:	Input:	Output:	Input:	Output:	Input:	Output:
хb	уg	xb	уg	xb	yg	xb	уg
0000	0000	0001	0001	0010	0011	0011	0010
<mark>0100</mark>	<mark>0110</mark>	0101	0111	0110	0101	0111	0100
1000	1100	1001	1101	1010	1111	1011	1110
1100	1010	1101	1011	1110	1001	1111	1000

The conversion method is:

- 1. The **highest bit** of output **yg** is the same as the highest bit of input **xb**; (Tips: Gate buf could keep output and input the same).
- 2. The calculation method for **other bits of output yg** is as follows:

yg [i]=xb [i] ^ xb [i+1] here "^" is XOR processing.

For example:

```
xb is \frac{4'b\ 0100}{2}: xb[3] = 1'b0, xb[2] = 1'b1, xb[1] = 1'b0, xb[0] = 1'b0;yg[3] = xb[3] = 1'b0;yg[2] = xb[2] ^ xb[3] = 1'b1 ^ 1'b0 = 1'b1;yg[1] = xb[1] ^ xb[2] = 1'b0 ^ 1'b1=1'b1;yg[0] = xb[0] ^ xb[1] = 1'b0 ^ 1'b0 = 1'b0;so, while xb is 4'b0100, yg is 4'b0110.
```

P5. Use the **data flow** method in Verilog to describe the following conversion circuit. The module name of this circuit is **yg2xb**, the bit width of both its input port **yg** and its output port **xb** are all 4. The circuit converts **yg** into **xb** according to the following table and method.

(Please note that logic gates not, and, or, nor, nand, xnor, etc. cannot appear in the submitted code) (10points)

Groupt1	Group1	Groupt2	Groupt2	Groupt3	Groupt3	Groupt4	Groupt4
input:	output:	input:	output:	input:	Output:	input:	Output:
yg	xb	yg	xb	yg	xb	yg	xb
0000	0000	0001	0001	0011	0010	0010	0011
<mark>0110</mark>	<mark>0100</mark>	0111	0101	0101	0110	0100	0111
1100	1000	1101	1001	1111	1010	1110	1011
1010	1100	1011	1101	1001	1110	1000	1111

The conversion method is:

- 1. The highest bit of output **xb** is the same as the highest bit of input **yg**;
- 2. The calculation method for **other bits of output xb** is as follows:

xb [i]=yg [i] ^ xb [i+1] here "^" is XOR processing

For example:

```
yg 	ext{ is } \frac{4'b 	ext{ } 0110}{2}: yg[3] = 1'b0, \quad yg[2] = 1'b1, \quad yg[1] = 1'b1, \quad yg[0] = 1'b0; \\ xb[3] = yg[3] = 1'b0; \qquad \qquad xb[2] = yg[2] ^ xb[3] = 1'b1 ^ 1'b0 = 1'b1; \\ xb[1] = yg[1] ^ xb[2] = 1'b1 ^ 1'b1 = 1'b0; \qquad xb[0] = yg[0] ^ xb[1] = 1'b0 ^ 1'b0 = 1'b0; \\ so, while <math>yg 	ext{ is } 4'b0110, xb 	ext{ is } 4'b0100.
```

P6. Build a testbench to simulate and test the reference circuits, and the modules being tested is named **xb2yg**, **yg2xb**. (10points)

- The bitwidth of both **xb2yg**'s input port **xb** and its output port **yg** are all 4.
- The bitwidth of both yg2xb's input port yg and its output port xb are all 4.
- in\_tb in the testbench connects to port xb of xb2yg and port yg of yg2xb;
- out\_xb2yg in the testbench connects to port yg of xb2yg;
- out\_yg2xb in the testbench connects to port xb of yg2xb;

NOTE: The simulation time does not exceed 160ns. While submit your code to Verilog-OJ, please use the monitor statement once in initial block (there is only one initial block). For example


# **Initial begin**

```
$monitor ("% d % d % d%", in_tb, out_xb2yg, out_yg2xb);
```

// your code here

# end

Tips: while run the simulation on the testbench, the expected waveform is like: ( the value of in\_tb changes from 4'b0000 to 4'b1111 with a step value of 1 for growth)



P7. Design a circuit to get the addition of two two-bit unsigned numbers. The inputs area and b which are both 2 bits, the output is sum which is 3 bits. (10points)


The truth table of the circuit is:

a[1]	a[0]	b[1]	b[0]	sum[2]	sum[1]	sum[0]
0	0	0	0	0	0	0
0	0	0	1	0	0	1
0	0	1	0	0	1	0
0	0	1	1	0	1	1
0	1	0	0	0	0	1
0	1	0	1	0	1	0
0	1	1	0	0	1	1
0	1	1	1	1	0	0
1	0	0	0	0	1	0
1	0	0	1	0	1	1
1	0	1	0	1	0	0
1	0	1	1	1	0	1
1	1	0	0	0	1	1
1	1	0	1	1	0	0
1	1	1	0	1	0	1
1	1	1	1	1	1	0

# NOTE: In the design, the operator + in verilog in NOT allowed here.

A testbench is built to verify the function of the circuit lab3\_practic\_add2bit: a\_tb is a reg which connects to port a, b\_tb is a reg which connects to port b, sum\_tb is a wire which connects to port sum.

The expected waveform of the testbench which verify the function of the circuit lab3\_practic\_add2bit is as following picture:




P8. Build a testbench to test the circuit lab3\_practic\_add2bit. (10points)

The function of the circuit **lab3\_practic\_add2bit** is to get the addition of two two-bit unsigned numbers. It's inputs are a and b which are both 2 bits, it's output is "sum" which is 3 bits:

It is asked to build a **testbench** to verify the function of the circuit **lab3\_practic\_add2bit**:

- a\_tb in the testbench connects to port a of lab3\_practic\_add2bit
- **b\_tb** in the testbench connects to port **b** of lab3\_practic\_add2bit
- sum\_tb in the testbench connects to port sum of lab3\_practic\_add2bit

The expected waveform of the testbench which verify the function of the circuit lab3\_practic\_add2bit is as following picture:



NOTE: The simulation time does not exceed 160ns. While submit your code to Verilog-OJ, please use the monitor statement once in initial block (there is only one initial block). For example


# Initial begin

\$monitor("%d %d %d", a\_tb, b\_tb, sum\_tb);

// your code here

end

P9: Please finish the test "lab\_assignment1\_part1" in the course sit on BlackBoard. (20points) "Tests" – ) "lab\_assignment1\_part1"



There are 10 attempts for your submission, the blackboard would record the Highest grade.

