
DAC YF


Adaptive Layout Decomposition with Graph Embedding Neural Networks Li Wei, Bei Yu, The Chinese University of Hong Kong



Other methods

An example of the stitch candidate and stitch

Our framework



Circuit ILP SDF EC RGCN 0.007 0.015 0.014 0.015 0.031 0.038 0.049 0.154 0.013 0.016 0.868 1.856 13.494 0.923 36 1.840 43.7 11.380 54.5 4.320 0.864 97 34 43.7 12.893 3.640 15.727 1 141 13.267 0.225 12.893 0.448 average ratio 1.000 1.000 1.220 0.313 1.029 0.062 1.000

- Cons: Graph library size is limited