

Simopt


Simulation pass for Speculative Optimisation of FPGA-CAD
flow

Eashan Wadhwa, Shanker Shreejith

July 30, 2024

Trinity College Dublin

Simulator : not used in the CAD flow



- Simulation is **only** used to verify your HDL circuit
- Not used at all in the CAD flow
- Compared to other Processing elements (CPUs/GPUs) where the `main()` function dictates importance


An example conditional Verilog model

```
1 // ports:
2 // input[31:0] in, reset, clk;
3 // output[31:0] out;
4 //
5 reg [31:0] count_c;    // assume = 0
6 reg [31:0] pointless;  // assume = 0
7 always_ff @ (posedge clk) begin
8     count_c <= count_c + 1;
9     if (~reset) begin
10         assign out = in;
11     end
12     else begin
13         assign out = count_c;
14         if (pointless == 31'hFOOBA) begin
15             assign out = 31'hFOOBA;
16         end
17     end
18 end
19 always_ff @ (posedge clk) begin
20     pointless <= pointless + 1;
21 end
```

Simulator : Verilator¹




- Open-source simulator which converts Verilog to C++
- Fast compared to some of the other simulators
- Follows object oriented principles making any code integration much easier (and reliable)



¹<https://github.com/verilator/verilator>

Simopt Verilator



- Emits variable trackers called *simopt-counters*
- Packed verilog types need *simopt-states* which save the encountered simopt-counter
- Once the implementation is defined, needs to be called in runtime

How the emitted conditional Verilog model looks

```
1 // ports:
2 // input[31:0] in, reset, clk;
3 // output[31:0] out;
4 //
5 reg [31:0] count_c, pointless;
6 always_ff @ (posedge clk) begin
7     count_c <= count_c + 1;
8     if (~reset) begin
9         assign out = in;
10        maskAndIncrement(in, out);
11    end
12    else begin
13        assign out = count_c;
14        if (pointless == 31'hFOOBA) begin
15            assign out = 31'hFOOBA;
16            maskAndIncrement(out);
17        end
18        maskAndIncrement(count_c, out, pointless);
19    end
20    maskAndIncrement(reset, count_c);
21 end
```

maskAndIncrement() algorithm

```
1: function MASKANDINCREMENT(var)
2:   if var.isSingleBit() then                                     ▷ single bit data types
3:     if (var.value() ⊕ var.simoptState()) ≠ 0 then
4:       unpackedSingleIncrement(var, 0, 0)
5:     end if
6:   else if var.isPackable() then                                ▷ Packed vectored entities - can be unrolled
7:     for index ∈ 0 : var.size() do
8:       if (var[index].value() ⊕ var[index].simoptState()) ≠ 0 then
9:         unpackedSingleIncrement(var, size, index)
10:      end if
11:    end for
12:  end if
13: end function
14: function UNPACKEDSINGLEINCREMENT(var, size, index)
15:   if size == 0 then
16:     var_entity = var
17:   else
18:     var_entity = var[index]
19:   end if
20:   if !(var_entity.isPackable()) then                            ▷ Unpacked entity, create a mask and increment bitflips only
21:     mask = (var_entity.value() ⊕ var_entity.simoptState())
22:     mask_index = __builtin_ffsll(mask)
23:     while (mask_index ≠ 0) do
24:       if mask_index ≠ 0 then
25:         var_entity.SimoptCounter[mask_index] ++
26:         var_entity.SimoptState ⊕= (1 << (mask_index - 1))
27:       end if
28:       mask_index = __builtin_ffsll(mask)
29:     end while
30:   else
31:     var_entity.simoptCounter ++
32:     var_entity.simoptState = var_entity.value()
33:   end if
34: end function
```

maskAndIncrement() algorithm (cntd.)

Single types

```
logic single
```

```
// 1-bit logic
```

Vectored types

```
logic [31:0] vectored
```

```
// 32-bit wide logic
```

Packed arrays

```
logic [3:0][7:0] packed_array
```

```
// 4 elements
```

```
// 8 bit wide
```

Find First Set Bit Long (FFSL)

Returns Most significant **set** bit index of an input value

```
wire [31:0] array;
```

```
initial begin
```

```
    // Assign values to each 8-bit slice
    array[7:0] = 8'h01; // First element
    array[15:8] = 8'h02; // Second element
    array[23:16] = 8'h03; // Third element
    array[31:24] = 8'h04; // Fourth element
```

```
end
```


```
logic [3:0][7:0] array;
```

```
initial begin
```

```
    // Assign values to each element
    array[0] = 8'h01; // First element
    array[1] = 8'h02; // Second element
    array[2] = 8'h03; // Third element
    array[3] = 8'h04; // Fourth element
```

```
end
```


Simopt dump




- Protobuf format ² is used to encode the Simopt dump
- A Protobuf parser is needed on the client side (here Simopt-Yosys)
- Easier integration

²<https://protobuf.dev/>


Integration of Simopt-counters into placing

- Used ABC's placing strategy as our target
- Use the existing ABC commands hardcoded for *synth_xilinx* in Yosys.
- Uses a "priority cut" method which works on a basis of LUT and cost function
- Integrate into the LUT mapping cost function -

$$A_{simopt} = \sum_i^N \left[\frac{L_{inputs}}{L_{max_inputs}} \times L_{outputs} \times \left(\log \left(\frac{simopt_score}{1 + simopt_score} \right) + 1 \right) \right]$$



How to generate results



- Wrapped the placed design as a black-box design in Vivado IP integrator
- Is then stitched together with the rest of the flow
- A FreeRTOS driver was written which timed the interrupt difference

Circuit	Simopt Time (ms)	Vanilla Time (ms)	% savings (latency)
t_math_wallace	152.825	162.229	5.8
t_synmul_mul	120.064	126.572	5.1
t_math_cond_huge	220.358	230.452	4.4
t_wbuart32_linetest	149.93	157.98	5.1

Table I: Result of using Simopt-pass on in-built Verilator circuits

Circuit	Simopt-Time (ms)	Vanilla-Time (ms)	% savings (latency)
adder	0.21	0.34	38.2
div	4.76	5.08	6.3
hyp	5.98	6.53	7.9
max	0.31	0.43	27.9
sin	1.89	2.28	17.1
multiplier	1.36	1.42	4.2
sqrt	2.87	3.12	8.0
square	2.05	2.21	7.2

Table II: Latency results of Simopt framework of the arithmetic circuits in EFPL benchmark

- Simulation metadata can actually be used to speed up runtime
- FPGAs can learn a lot from CPUs/GPUs and vice-versa :)
- Introduces speculation into CAD flow

Eashan Wadhwa

Mr

Modelling software engineer / ARM



Part-time PhD student
Trinity College Dublin

Emulators
FPGA tooling
Compilers

web <https://wady101.github.io>
email wadhwa@tcd.ie