
Chapter 3. Synthesis of Menilog HDL Procedures

Figure 1. Quartus II Design Flow



Quick overview of the Synthesis Process

the compiler uses the blenlog HOL

file as input.

Using templates for if-else statement, asse statements etc it generates a circuit from standard loger gates.

Then an optimizer program is executed. If the optimize for aread" option is selected it finds the firstest.


passible equivalent sercent.

Then the optimized out put is processed.

by another program called a "technology mapper". This program converts the logic in the circuit into the technology available on the device. For example a "sea of nend gate" IC, all recruits would be remerted to equivalent circuits would be remerted.

In the case of FPGAs logic is constructed from look-up tobles?

Synthesis



Designing Combinational dogic using Phocodures input [3:0] a, b; output [3:0] c; NOTE: reg [3:0] C; Any outputs generated in a procedure must be ~ indicates procedural statement is to follow always @ (a or b Sensitivity list-used only by simulators but many synthesizers check for it so begin if (a = = b) C = 4 6 10113 else C = 4'booll; should be included. (* used instead of typing complete lest) end * begin-end not needed here - only needed when more than I statement is used in a procedure. One circuit the synthesizer (compiler) may produce after optimization arol o 1 CE13 P[0] []all I-**P に7 ロ**・ مرايا []-P[s] []a[3] []-


b[3] U-


CIRCUIT PRODUCED by Translater

always @ (a or b) // could use alway @ *

if (a > b) c = a;
else c = b;


a compiler would translate this into a circuit






Technology Mapping

Suppose the techology is a contrived EE431 FPGA. with the following architecture.





HORIZONTAL & VERTICAL TRACKING ARE ON
DIFFERENT PLANES. CONNECTIONS ARE PROGRAMED
WITH TRANSISTOR SWITCHES.



The three inputs and one patput of each ROM. On be connected to either the horizontal or vertical tracks

Circuit that evaluates the test expression 40C) (a>6) 03-9t-63 ROM 1 Q[3] IH b[3] [] D 03-eg-63 ROM1_OUT arz] D PES] O 4D Daz-eg-bz 03-eg-k3 Dacij [] 01-gt- 61 Priz Da1-eq-61 02-eg-b2 Da3-eg-b2 D atol a0-gt-60 [0] ao_eg_bo a_eg-b a1-eg-61 D az-ez-62 D 03-08-63D expression was (a 26)





AFTOR the LOGIC is MAPPED TO ROMS, the ROMS are placed on the FPGA (using a complicated algorithm) and then the northing is done.

(when are connected in transister switches to connect all segments with the same name.).

Sometimes it is not passible to revite signals for a particular placing of ROM, in which was the placement of ROMS in Promise a channel.

TEMPLATES FOR RELATIONAL OPERATORS

$$A[0]$$


$$A[0]$$

$$A[0]$$

$$A[0]$$

$$B[0]$$

$$A[0]$$



For X < y and X \le y the inputs

are reversed. X is connected to the B inputs

and y is connected to the A inputs

Quartus Metlest news tooks.

Recortes provides tools to view
the output of the synthesize after.

translating Varilog to logic and optimizing
the logic. It provide a schematic
diagram at the Register Transfer Level
and the tool that sloes this is called.
The RTL viewer. This schematic is
generated by selecting
Tools—NETLIST VIEWERS—RTL VIEWER.

Recenter also prorrotes a tool for viewing the technology-meepped schemeter produced. by the pynthesizer. This is before the placing and routing has been oline. This schemater is generated by selecting.

Tools - WETLIST VIEWERS -

TECHNOLOGY MAP VIEWER (POST MAPPER)

The poot place & noute map (1.e. the post


fitter map) is displayed by selecting

TOOLS - NETLIST VIEWERS - TECNOLOGY

MAP VIEWER

41a)

Date: January 23, 2009 RTL Viewer: [if_else_combinational_logic | Pageoject:1f_else_combinational_logic



input [3:0] a, b,
input select,
output reg Z,
output reg [3:0] y


$$y = b;$$

eleveup@ *
z = | y;

endmodule

Page 1 of 1

Datārakhankom 201920000 war - Past-Manning: [Past-Manning: if also confibring the industrial form



Each block is a 16X1 ROM (I.e. Look-up-table) It has four inputs DATAA, DATAB, DATAC, DATAD The output is called COMBOUT (the COMB stands for corrbinational logic.

If the mouse is hovered over a LUT it gives the logic equestion implemented by that block.

If how is equation for the 4044 LUT


The logic equation for the YN44 LUT is YN44 = DATAD & DATAA # !DATAD & DATAB

means OR

The logic equation for the Wide Oron85 LUT is


WIDE OF ON85 = DATAA # DATAB # DATAC # DATAD

Date: Jacobanyl 234, Manual Prost-Fitting: [Post-Fitting: if_else_combinational_logic



Motice that the fetter changed the wiring. For example the "select" input mow goes to input c on LUTS yn46, yn47 and yn44 and goes to input D on LUT yn45

Date: January 23, 2009 RTL Viewer: [if_else_combinational_logic | Pageoject:1f_else_combinational_logic



Module Cercuit-2 C input [3:0] a,b, output neg Z, output ng [3:0] y;

always @ * $y = \alpha;$ else $y = n\alpha;$

always @ *


Z= (y[0]^y[1]) & (y[2] ~ y[3]);

end module

Circuit-Z Post mapping but before fitting

Dateedanokogy25/142009ewer - Post-Mapping: [Post-Mapping: if_else_com/htm/exttoin/aelteegicqrfflaigatiloofall_logic

41e)



dogée in LUT yn45 yn45 = DATAC \$ DATAD E Mus symbol means XOR.


Agrie en LUT ZN13

ZN13 = DATA & DATA C & (DATAB \$ DATAD) # ! DATAA

ZN13 = DATA & DATA C & (DATAB \$ DATAD)

& ! DATAC & (DATAB \$ DATAD)

Date: Janchany 234, 2009 Viewer - Post-Fitting: [Post-Fitting: if_else_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/flegie_combirma/jectal/fleg



again some wiring hus changed.

Date: January 23, 2009 RTL Viewer: [if_else_combinational_logic | Pageoject:1f_else_combinational_logic

module cercuit-3 (
input select,
output rog Z,
output rog [3:0] y);

always @ #


y (select = = 1/b1) y = 4'b1000;elso y = 4'b00000;

always @ *

Z = Z y;

end module


Dateedanotogy201a2000ewer - Post-Mapping: [Post-Mapping: if_else_combinentionaelsegicdriftaigattooat | logic



The fitter does not change their on the post fitter technology map is identical to the one above.

arcut-4 RTL VIEWER


Date: January 23, 2009 RTL Viewer: [if_else_combinational_logic | Pageoject:1f_else_combinational_logic



module Circuit-4 (
input [3:0] a, b, c, d,
output reg [3:0] y);

always @ * y = c;else y = d;end module

Dateedanowy/201a2009ewer - Post-Mapping: [Post-Mapping: if_else_com/ht/jeattoin_aelsegicdnflaigattoofat_lipgic



The circuit that evaluates (a>b) takes more than 4 LUT.

less than 0~311, less than 0~312 and less than 0~313.

There is also some legal in LUTS

y~308, y~309, y~310, y~311. It is


clear that y~308 to y~311 LUTS contain

more than a 2:1 data selector as 2:1

data selectors have only 3 inputs.

Cercuit-4
Post fetter. (Post place & noute)

Date: Jamobanyl 2334, 2012 Post-Fitting: [Post-Fitting: if_else_combinational_logic




The fitter has changed the wiring

41K


Compilers translate if-else statements into the following heraware

always (a = b) (a = b) (a = c)



Theoted of-else statement are build by stacking the curacit above.

Nested if-else statements



reg out;
always @ (test_1 or test_2 or test_3

or a or b or c or d)

If (test_1) out = a;

else if (test_2) out = b;

else if (test_3) out = c;

else out = d;

NOTE: Propagation Time from "a"
to "out" is 1/3 that of Time
from "c" to "out"

First if assignment is fast:

hast if assignment is slow

EXAMPLE

Design a circuit that does the following.

1. operates on two 4-bit inputs, x and y, to produce a 1 lit output Q.

2. The circuit proforms a list reversal on.

X, companes the result with y and.

makes Q "high" if and only if the

lit-reversed X is equal to y.

module compare (x, y, Q);
emput [3:0] x, y;
output Q;

reg [3:0] Xr; } Xr & Q are brilt en an.
reg Q; Salways protedierte oo meest
be type reg

always @ *

begen

Xr [3] = X[0];

Xr [2] = X[1];

Xr [1] = X[3];

end

There must be a begin - end unapper when more than one otatement is used in an always procedure.

always Q #if (xr = = y) Q = 1/b1;

else Q = 1/b0;

endmodule

Comments on relational expressions

else ... L this means igner in-1[2] in the comparison

(in-1 = 4'bixii) is equivalent to

(in-1 = 4'bixii) is equivalent to

(in-1 = 2'bi) &&(in-1[io] = 2'bii)

At so also equivalent to meed brackers

result so a 4 bit vector.

((m.1 & 4'b1011) = = 4'b1011)

bitwise and

need brackets because the Interie operator. has lower precedence than the relational operator.

NOTE: Some computers do not support

don't ranes in openands of relational

openators. beonardo Specterum (2001)

Res

'Quartus 2009 (ver 8.1) evaluate

"un.1 = 4'bixii" to false hecause

in-1 [2] is not equal to "x"

Use of don't cores gample wire [3:0] y; don't care assign y = 4 blixx; This cessegns y [3] and y [2] a value of I and lets the resuperles assign y [1] and 14 E03 either 0 00 1. another & anyclo always @ * of (test_1) = a; else if (test_2) = = 0; = 4 611xx When don't eares are used in their siteration it means the compuler can assign any value it wants so it can reduce

the cercuit.

NB: In my opinion accepting "don't cases" to quie the compiler more freedom for optenization is very bad suctive.

It does not help much but makes debugging a but more difficult. Elken debugging it is very helpful to know what the. ortpet should be for every combination of expects.

of gero in don't some situations.

TRANSPARENT LATCHES

alway @ (Gate on d)

if (Gate ## 1/b1)

g = d;

else g # g;


- Ask students to generate schematics,
que then about 5 minutes then proceed.

Unstable and Semi Stable Circuits

Unstable accords (megaturo feedbeeck)

When the control so high this circuit will oscilate because there is negative feedback.

Same stable rencents (parture fearback)



If "control-1" es low and control 2" es high the output can be stable en either a high on low or low state. (positivo feedback)


while rowland 2 is high

If the output is low and a marrow positive

pulse is applied to control. I That pulse can circulate:

(theoretically forever). The width of the pulse

must be less that the progation dela through the two gates.




Verilog Procedure for arcist #1 Same as descrystra always @ (Gate or D) quer ás = 1 61) 0 = 0; assignment. 9 = 0j cerceit 1 fits the template statements connect 0 to this true expression b Foulse expression connect Q to This connect sate to the test input

Building arout # 2 from verilog.

NB: This sercient does not fit the if-else template. This structure will not be constructed from if-else statements.

To brill this circuit a structural description (e.g. using primitives)

inust be sesed.



Procedural statements describe the circuit in terms of here it is to function rather their in terms of how it is to be structured. (Structured mesers showing the blocks or premitues and low they are to be sonnected) Moredural statements describe The behavior of a cercuit and not ets dructure so are called behavioral descriptions.


Case Statements

```
Module data-selector (x0, x1, x2, x3, 5, y);
espect [1:0] $;
output y;
rog y;
always @ *
   case (s)
   2/600:
               y=xo;
    5,001:
               y = x1;
    2'010:
               y = xz;
    2' 611 :
               y = x3;
               y = 1'bo;
    default:
```

endcase.


Operation.

The output, y, is connected to one of the four inputs depending on the wolve of the 2-bit enjoy 5. This curant is basically a 4-pole single through surtch.



position of switch controlled by s.

Cercuit that is bruit.




a compiler translates a case statement 466, into the hardware for a data selector and then connects the segnals

Case (§ 52,51,503)

3'b001: y = do; 3'b001: y = dz; 3'b010: y = dz; 3'b101: y = ds; 3'b110: y = ds; 3'b111: y = ds;

end case



Structure of the lave Statement

case (expression)

statement 1; afternature 1:

statement z; alternative 2:

default: end case


default statement.

The expression is evolutated to a vector. The connection to the output is decided by the statement corresponding to the atternative that matches the evaluated expression. It the atternatives motch (because of two repeated atternatives or because of don't cares in the attarnative) the connection is made using statement associated with the matching alternative That is closest to the Top of the lest.

If no alternative is found Then the connection is established based on the default statement.

of the default statement is not used and there are mussing atternatives then for those alternatures the statement out variable = out variable es inclèdo Tas una buld some sot of latel. If less statements can be used as statement 1 statement-2, etc. also another case statement could be used for statement-1, statement-2 NOTE: The case afternatives can be specified using any base, 1.e. 3 do, 3 d1, etc on

440, 4/H1, etc



approach that compiles will probably toke to occurry the case stalement below.

case ({5523,51,503})

 $2^{\prime}b \times 11$: $y = Z_{j}$ $2^{\prime}b \times 11$: $y = NZ_{j}$ $2^{\prime}b \circ 0 \times 11$: $y = 1^{\prime}b \circ 11$; default: $y = 1^{\prime}b \circ 11$; endoase

The compiler would generate a full zooe statement without any don't earls by expanding the attendance of arting with the first one. Conflicts generated from later afternatures are composed.

3'10000: 4 = 1'61; from 3'd

3'6000: y = 1'61; from 3
3'6001: y = 1'60; from 2'01 (3'01 ignored)
3'6010: y = 1'60; from obefault
3'6011: y = 2; from 1st alternature (2'01 ignored)
3'6100: y = 1'60; from obefault
3'6101: y = NZ from 2'01
3'6110: y = 1'60; from default
3'6110: y = 2; from 1st atternature (2'01 ignored)

NB: Using don't corres in assignments.

NB: Using don't cores in case alternatives is not recommended. Occasionally it will clarify the intent (making the description more logical)

Slying Mocadures and assignments Together The compiler constructs circults for each procedure and assignment statement endependently. The inputs and outputs for each of the circuits are then connected. to wries. Input are assumed to be connected to weres of the same name so there is no need to explicitly declare a wire. Similarily variables of type reg are assumed to be connected to a serve with the same mame. declared a reg " which Illustration makes cawire explicitly declared b Assignment d procedure *1 drues for procedure#2 wire d. armer for were c declared a "reg"

```
Example.
      Swe the students 5 minutes to
  construct the circuit for module
  useless - sercent".
 module useless-circuit
 input
 output
          req
always @ *

case ({a,b})
  2 b 1x:
   2/bx0:
             y = 1'bo;
   default:
   and case
always @ *
  1f(a==b)
                           procedure 2
  else
                e = 4d;
                           tromatota novaca
  assign
                 ~ 6; 3
  endmodule
```

Important rules

1. If the else "part of an expelse statement is compiler inserts the statement

else Q = Q; The effect

a "else Q = Q" was ensorted and.

another warring. That a combinational account contains feedback and the circuit may result en a latch.

2. If a case item es messing and.

there is no default lested then the compiler inserts a Q = Q statement and prints the feedback and latch warnings.



3. An ortput can not be assigned values in two different always procedures.

Each output must be completely defende in one always statement.

4. If an output is defended more than once in a single always procedure the compiler well use the last one.

Legen y = 4 brooms y = 4 brooms also y = 4 brooms and - this statement is egnorod

NOTE TO SELF - Febr 2003 (51) tremperos as a sourtoup tru for the student & to experience these. Things to Match for. 1) setting an output exercable in two sexual always oratements compiler will play this 2) Setting on output variable in two or more separate places in The seeme always statement - the congiler will probably not flag this. The rule is that the last statement is synthesized. Framples. This statement by seprettes egg. enpert [3:0] x; output [3:0] y always @ X begin y = 4'bolol; y = 4'boool; y = 4'boool;else y=4'b0010;

The enotrustrons to the sythesizer or were y to urre y to X- 4160001 The synthesien can not do both so implements the last one Example 2 [3:0] x ; outpet [3:0] y; olusays @ y = 4/bolo1; 4 (x = = 460001) y = 4'600105 end This is really two statements but the newer compilers will recognize this as (x == 460001) y = 4/60010, 4=4 601019

Example 3 ip(x' = = 4'b0001)y = 4'b0001;y(x = = 4'60010) y = 4'60011; y (x = = 4/61000) y = 4/60100; (also y = 4/60000) In the above there are three places that y is connected. x = 4 6000 1 a) The first statement wents to change y to 4' 60001 b) The second otalement, Though an implied else y = y y to retain it value c) The third datement wants to change y \$ 4 60000;


Example (will sompile properly ==460000) 4 = 4 60001 4/00001) 4=4/600115 (x = = 4/6 00 10) g = 460111, y = 4 0 (111) ; and In the above the enstructions are clear value of X, y es to be assegned a serique volus. Resting it's as above so case statements

For loops & integers entegers are resed for indices in loops NB - For loops are not used like if/else on case statements. - They are precompiled. They are processed before The compile begans. - They are expanded into synthesizable verilog HDL proor to compilation - They are used to save writing. They allow certain algorithms to be expressed en a compact way.

Structure of a for loop integer i; or type reger no somicolon for (c=0; c<=6; i=i+2)* 2 Statement 3 initializes index Cormination condition Statement that determines how the variable single statement, to use a block of is changed statements need a normalles incremented can be of type "enteger" or "reg".

With is of type req. 1. begen - end. NOTE: The last cold (the ender) If it is of type rogs it must be a positive integer and is banital in size by the 'rog' declaration

Example. a cercuit that fleps lits



module Intellipper (data-in, data-out)

unput [15:0] data-out;

neg [15:0] data-out;

unteger i;


alway & Cdata-en)

for (1=0; (==15; 2=1+1)

data out [15-2] = data_en [i]

endmodule

Quential dogue Kruen ly a clock always contains flep/flors. feedback from output to input of flep/flops is very useful. of does not course un controlable oscillation becomes of sampling action of the clock. feedback causes the output to change on the next eleck edge. The value after the next edge depends on the current value. every clock edge changes he output, thus generating a soquenie, which is usly it to called sequential logie



Behavioral descriptions of Sequential Circuits.

rog q; could be keyword "megodge"

alwayo @ (pasodge clk)

q = d;

Such a procedure generates a

O flep flop

cik

O a

When a signal is used for a clock, in this case "clk" is used as a clock, the compiler issues a warning

"Found pine functioning as undefined clocks and/or momory enables". The circuit well compele properly but the compiler would like the engineer to provide information about the clock. Thes is done by selecting "assignments". Then expanding. "Timing analysis settings" to get the seetmen. Select "Classic timing analyses Settings". In the window to the right click" Indurdual clocks "and select "new"

In this urndow you have to associate the clock mode used in the design with another name for the clock. The clock mode in the design is called "clk" (1.4. always @ (passage elk)). You can name the clock input any thing, ony clock-1. Then select the mode. that is used for the clock it select clk. The timing analyses need to know how. fast your circuit should men so That it can print a warning if the propagation delays through the logic cause the signal to arrive at the d'enput to late to most the vet up time. In this class we will use "IMHZ" for the "Reguered Max" setting.

Examples of Sequential arcuts

active high

clear exactive high:

de q - always @ (proodge alk on prootge sleen)

clear

clear

f (elean = 1'b1) q = 1'b0;

lae

g = d;

Asyncronorus clear : need to
hove add "clear " to persiturity lest
and test for clear in the first statement
Since clear is active high the
inclusion in the persiturity list must be
"poppedge clear" and the test
must be if (clear = = 1'61).

If the test is "if (clear = = 1'60)" when
"possedge clear" is in the persiturity
list, then the rempular punto an error suessage.

clear is active low of always @ (posedge alk or negedge clear)

clear

if (clear == 1'b0) q = 1'b0

else q = d;

active Pow

edge sontierty lest has two one must be testod in abovers statement and the test should be for the assertion often the odge. for posedge - test for signal == 1; for negedge - test for segnal = = 0 Example of unbuildable circuit

always & (possedge clk 1 or posedge clk 2)

g = d; injust so only has one but if clk 1: is high when clk 2 1 the popedge will be masked.

An example of somothing that was unbruldable until Dual Edge flip/flors were used (to save power)


reg g;
always @ (possodge cele or negedge cele)
g = d;


The instruction is slear, update g at both the positive and negative adje of the clock. However, until the dual edge clocked plip flop was implemented, it made no sense to support this.

Now back to example always @ (pasedge clk 2 or posedge clk 2)

g = d;

Even though the circuit is sentricledable,
the intention is very slear, transfer d & g
at the instant either slk 1 or clk 2 has a
positive edge. The problem is that technology com't support it. Example. coenter that es prelocadable (asynchronous)
and has a countenable aluays @ (pasodge elk or pasedge proload) y (preload = = 1'b1) count = data; else y (count enles = = 1'b1) ount = count + else cerent = count; NOTE: This feedback will not generate a warning as it





always @ (posedge clk on negedge setbar or negedge clear bar)

if (clear-bars = = 1'b0)

degen g = 1'b0; g-bar = 1'b1; end.

else if (set_bar = = 1'bo)

begen g=1/b1; g-bar=1/60; end

else

beger 3 + d; z-bos = ~d; end

This builds a "clear over rides set"

flip plop. It generates the following

Mardware.

Set-ban D SET Q D Q CLEAR Q D Q CLEAR Q D Q CLEAR Q D Q

60iv

Kneloodable Phys/flop with 3 preloads. preload data-2 of PLI is kigh preload data-2 of PLZ is kigh preload data-3 of PLB is kigh PL1 over vides both PL2 and PL3. PLZ over rides PLZ always @ (possage clk or posedge PL1 on possedge PLZ or pasadge PL3) if $(PL1 = \mp 1/b1)$ $Q = clota_1;$ else if $(PL2 = \mp 1/b1)$ $Q = data_2;$ else if $(PL3 = \mp 1/b1)$ $Q = data_3;$ else Q = D; // PLI, PLZ, PLZ 11 are all low so Il the "positive adge 11 is from elk.

Template used by synthesizes D SET Q clko data_1_ data-2 [data_30 The synthesizer's olgorithm is 1. If there is only one possedage in the pensiturty lest, then it is the cloek

60 vi

If there are two or more "posodge" declarations in the sonsiturly lest ther an asymetronous set, clear, or load is required. Use the data-load template. and ______c.iear-bar For a set, data = 161, For a clear, data = 160, For a load, data = variable For each "posedge" declaration after the second, i.e. for 3, 4" etcs add a 2:1 mux to clata and an "on gate" to "on" the loads

Flep/ Flops with only an asynchronous clear most of the news FPGAs use flip flop That only have a clear. The reasons for this are 1. as ynedrous loads are very narely used. 2. The flepflows often need to be set or cleared at startup and most of them are cleared * * * 3. The extra tracking required to use both set and clear input is quite costly and is sarely used.

Reason #3 is the main reason.

asynchronous "set" using a FF with only an asynchronous clear. a flip flop with an as ynchrous clear input is ronverted to a flex/flox asth an asynchronous set input by. placing investors before D and after Q. Could save this inverter by using CLEAR CLEAR BAR Whenever the synthesizer does this it prints a warning. The key phase in the everning is "not push lack" Placing the inverters before Dance after a is referred to as "not push lack"

bowerling an asynchronous class

flip flop to an asynchronous

pet - clas flip flop

cik a charbar a charb

Synthesizer alogorith for asynchrous set, clear, load for FF with only asynchronous doas 1. If a variable is loaded, then build a FF with asynchronous clear and set injects and use the algorithm described for that type of Ft. 2. of a constant is looded, then less circuity is required. Use an inverters before and after the input and output for asynchronous load of 1'61 (1.e. a set) and just use the FIF as is for an asynchronices load of 1/60

Synchronceus doads

most applications require that a flep/flop be loaded. on a clock edge. A Verilog description of such a circuit would alevays @ (pesodge elk)

f (load = = 1/61)

i. i i a a i i gara a asgara sa sa

المرازي والمراج والمتراج والمجال فيتراج والمتراج والمتراج والمراج والمراج والمتراج و

y = 4/61010;else y = y + 4/60001;

The circuit built by the synthesize does not use the asynchronores set or clear"

Examples


- 1. Synchronores countes with synchronores clear. 2. single 1/4 that sewrdes frequent,
 - ley 2. (augment with "freeze" control)
 3. Repple Counter

 (XOR with Dingut)

 - 4. Counter that counts to 9 and then der's at geno
- 5. 3 f/f rung tout exertles built with 3 always platements
- 6. 3 lite synchrossores counter but from 3 always ptatement:

Synchronous counter with synchronous clear COUNTEL els (clk, elr, Q module courter_ input clk clr: always @ (poseage alle) (clr = = 161) Q = 860; else Q = Q + 1/61; endmodule NOTE: if the else statement was Q = Q + 1; the compiles would expand 1 to 32 bits by replacing it with 32 b1. Quould be expanded to 32 bits, the addition would take place and then result That is the same, but the compiler generates a truncution were






always @ (possage clk)

if (FREEZE == 1'b1)

else

elk_1 = c/K-1;

clk_1 = ~ elk_1;



Oto 9 Counter

always @ (posedge elk)

if (count = = 4/d9) count = 4/d0; else count = event + 1/61;

- The servent could be 4'd 10 at porces up and then avula take

6 clock eyeles to get to o.

elevage @ (posodge clk)

y (count > 4'd8) count = 4'd0;

else count = count + 2'b1;


In the later, more hardware is required

to build the circuit to evaluate the relation

but, if the counter has value 4'da, 4'd10, . 4'd15

then I will change to 4'do on the next alock

ryde.



neg [2:0] g
always @ (posodge clk)
case (g)
3'b001: g = 3'b0010;
3'b010: g = 3'b001;
default: g = 3'b001;
end case

reg(z:07 d; 8;

always @ (posodge clk)

g = d;

always @ **

ase (8)

3'b001: d = 3'b010;

3'b010: d = 3'b100;

3'b100: d = 3'b001;

default: d = 3'b001;

endrase

atternate description

rog [z:0] g; always @ (pasodge elk)

if (g = = 3'b010)

g[z] = 1/61;

else g[2] = 1/60;

always @ (posodge clk)

if (g = = 3/6001)

8 [1] = 1/61

else griz = 1'60

alevays @ (passage clk)


if (g==3/6001)||


8==3/6010)


g[0] = 1/bo;

else

gco] = 1/61;







A B logic -	a g set d q logic
always @(posedge cle) if (clear = = 1/b1) g = 1/b1; else g = d;	always @ (posedge clk or posedge clear) y (clear = = 1'b1) g = 1'b0; else g = d;
always @ (poseage clk or poxeage load) If (load = = 1'b1) q = d1; else q = d;	4 always (a) * If (clear == 1'b1) g=1'b1; else g = d;
always @ (posedge clk) If (load = = 1'b1) $q = d1$; else $q = d$	always $@ *$ If (load == 1'b1) $g = d1$; else $g = d$;

PROCEDURE #	1	2	3	4	5	6
MATCHING						
CIRCUIT						

N9122281 18,22,32 4A,58,6A

Please check the appropriate boxes with a V always @(posedge clk)	set/cloar inputs	enable in put on DFF	of Dingut to DFF.	goutput to lingut	61.	(a)
olse data = data-path-1 alse data = data-path-2						
always @(posedge clk or posedge clear) If (clear == 1) counter = 8'bo; else if (set == 1) counter = 8'HFF; else counter = eounter +8'Ho1;						
always @ (posodge clk or posodge loca) if (load == 1'b1) timer = 16'd:5760; else if (pause == 1'b1) timer = timer; else timer = timer = timer;						
always @ (posedge clk) case (s); z'do: state = state_Z; z'd1: state = state; z'd2: state = state_1; z'd3: state = 6'H37; end case					enable VV	Spool back CNSWORK

In chaos assegment.

Build a 0 to 9

counter using an always @ *

to huld the logic and and
slaveys @ passedge clk to huld.

the flip/flops.

In class assignment

Dosign a 4-bit rounder that
that increments often each rusing edge
to generate the sequence 0, 1, 2, ... 8, 9,0,...
bet a be the out not of the counter.

Design # 1.

Use two series statement.

A "always @ (presidge clk)" statement.


to make 4 d flipflens.

And an always @ *" statement to

make the logic that uses the Quatruts.

of the flipflens to make the d inputs to:

the flep/flops



Design # 2 Use one always @ (pasadge elk) otatement

61.4

F. A. Q. Q: Can always procedures be nestad? H: No! Combinational always @ (a or b)

begin

y = a b;

po not

po not

begin

y = a b;

always @ (a

med 2 = a & b; Sequential always @ (posedge clk-1)
always @ (posedge clk-2)

Preliede to Blocking / non-blocking

always @ (posodge clk)

g1=d;

matter which

always @ (posodge clk)

g2 = g1;

corres first

assigns g2 the value of g, at

the terms of g clk.

B Q Q Q Clk.

NOTE

Block statements (begin ... end) in one durings construct (more than one variable being assigned) can be rewritten as multiple always unstructs with increasable being assigned in rach.

BLOCKING & NONBLOCKING ASSIGNMENTS

There is only a difference between blocking and norblocking assignments when more than one output is defined in a always @ (passage ...) proadure. e.g. always of (posedge cle) begen g, = d; g2 = g15 end = es a blocking assignment <= es a nonblocking assignment.

For synthesizing cercuit, the non blocking assegnment is used writically all the time.

Blocked variables are updated in parallel. (1. e.) simultaneously but are updated as if They are update in the order they are listed between the begin "and end" e.g. always @ (posedge clk) begen g, = d; 3 - blocking assignment 82 = 819 This instructs the compiler to update lot g, and ge on the rising edge of the clock, but first figure out what go is going to be after the rising edge of the clock and assign that value to go. In This case go will be assigned d. always @ (posædge clk) hegin 3, <= d; end = 81; nonblockeny assignment. This says update g, and gz semultanecresly using the value Pershiated just prior to the rising adge of CIK.

When blocking assignments are used the order of the statements matter. When non-blocking assignments are. used the order of the statements does not

always @ (posodge elk) 91 = d; begin. g2 = g1; end

always @ (posodge clk) 82 = 81; 91 = d; begin


These two procedures build sufferent cercents

always @ (pasodge alle) begin 91 <= d;

always @ (pasodgo begin 2 <= 31; end. 91 <= d;

These two procedures brild The exact same cucuit

a sequential circuit with synchronous outputs looks like this



Improctice all FFs are updated at the

some time.

Corpeder an always construct that assegns two variables

This can be rewritten as

always @ (posodge elk) 81 = 1; always @ (posedge Ik) 82 = g/ dz;

begin blocking assignment to upda semulator The instruction is first and then use that value to syndate does not support 82. FF g, and HDL reformulates 82 = a, d2; (passedge clle) gz = d, dz;

TRANSLATES TO THIS (x^y) 28212) 82


Example generate schemeders for the following levelog descriptions input [3:0] always @ (popodge elle) X [2] y = (2 ~ y) 1 X [3:2] ; Z=(y & Z) & X[1:0]; 3[0] always @ (posedge elle) begen y <= (2/4) | × [3:2] arcuit is the same as above except Z <= (y & Z) & x[1:0]; y enjuts to and

gates GI & EZ ano taken from the other side of f/f.



Example.

generate two Newlog descriptions of the following cercuit: en ove use blocking assignments in the other use non blocking



always @ (pasodge clle)

begin

temp = &z; = reduction

bz = &1 | xz;

gz = temp & &z;

and

oluraes (posodge clk)

began

8: 4 ×18 82;

8= (82 & ×1) | ×2;

83 4 82 ((22 ×1) | ×2);

end.

the blocking description. always @ (poodge clk) begen $g_i = X_i & g_z;$ temp = 92; B2 = 8, 1 X2; 83 = temp ? 82 q_2 Procedure First draw the gz DQ temp four flep flops. Then make the logic that goes in front 81-d D Q 1082 82 of the d'enpets starting with the first, which is 3, and progressing to tempod D Q temp, then grand Then go

Notice that the solution for the "blocking essignment" formulation requires the adding another variables which was called temp". This is because the 'old value" of 82 is required after \$2\$ is assigned. To remember the old value of \$2\$ it is assigned to temp, which must be done prior to assigning \$2.

NB:

of blocking assignments within a begin-end wrapper, the cercuit could change.

The order of non-blocking assignments uithin a begin-end wrapper does not matter.

Example.

Design a cercuit that can test an 8-input; 8-ortput cercuit with a heigh degree of certainty. The circuit is to be used in midterm exams to walked circuits that were obsequed durring the exam.

The students of test bench dursing the exam.


To test their, cercent. They report a

16-bit hex number, which can be decoded by the instructor to see if the

circuit operates correctly.

To avoid one student copying anothers result, there are eight different scramblers used. Part of the scrambles is verilog that written by the student from instructions provided in the exam.

Second there are two keys used to scramble The output. The keys are inputs to the circuit so are defend at simulation time. The two keys are 8 let expets ralled 'seed' and exam-number. The students. enter volves for these in the vector waveform. file. The value to be entered are given: in the exam.



```
module exam_test_bench_2009 (
     input clk, clear,
     input [7:0] seed, exam_number,
     output reg [7:0] stimulus,
     output wire [7:0] response,
5
     output reg counter_full_bar,
     output reg [15:0] accumulator_output
                                     ); // verilog 2001 extention
   reg [7:0] scrambled_output;
10
   reg [7:0] adder_output;
   reg [15:0] rotator_output;
   wire [7:0] cct_output;
   always @ (posedge clk) //design the accumulator
     if (clear == 1'b1)
        accumulator_output <= 8'b0;
     else if (counter_full_bar == 0)
       accumulator_output <= accumulator_output;</pre>
20
     else
       accumulator_output <= rotator_output;
   always @ (posedge clk) //design the counter
25
     if (clear == 1'b1)
        stimulus <= 8'b0;
     else if (counter full_bar == 0)
        stimulus <= stimulus;
   else
30
      stimulus <=
         stimulus + 1'b1;
    always @ * //design the rotator
     rotator output = {accumulator_output[14:8],
35
            adder_output, accumulator_output[15]};
```

```
always @ * //design the adder
     adder_output = accumulator_output[7:0]+scrambled_output;
40
   always @ * // design the scrambler
     scrambled output = seed ^ exam_number ^ response;
   always @ (posedge clk) // design the counter full dectector
     if (clear == 1'b1)
45
             counter_full_bar <= 1'b1;
     else if (& stimulus == 1'b1) // counter is full
             counter full bar <= 1'b0;
     else
              counter full bar <= counter full bar;
50
   prototype for ``student_circuit"
    is provided by the student
   **********
55
    student_circuit cct_1 (.clk(clk),
                   .clear(clear),
                   .exam number(exam number),
                   .cct_input(stimulus),
60
                   .cct_output(cct_output) );
    student_scambler scmblr_1(.clk(clk),
                   .clear(clear),
                   .exam_number(exam_number),
                   .scrambler input(cct_output),
65
                   .scrambler_output(response) );
   endmodule
```

Critical Mistakes made on past midterms

- 1. Specified clock period to be Ims
 instead of Ims. Since the eyelone IT
 is not fast enough for a 16Hz clock.
 it can not semilate the circuit.
 It prents an error but the students.

 didn't understand it
- 2. The display for the woveform, noort was goomed so much the scroll bon was so small that it was not noticed. It appoored that all answers were o.
- 3. The semulation end time was set incorrectly and the counter never reached 8'HFF
- 4. A different werelog file were wood for guestion # 2. The top enity of the project was not shareged so the compiler used the verilog file for Question #1 on all the compiles.

5. 8 let regesters were upod in the design but they were declared as series lit register

e.g. reg 9; intood of registers;

6. The project was set up on the h drive in the top derectory. A questus project must be insed a folder.

Quartes Erron Messages

Quantus error messages and warning messages are cryptic (1.e.

However, Quartus does provide a good explanation of the cause of each error or warning as well the action that must be taken to correct the cause.

To get the explanation select.

HELP - messages

then scioll down the lest of message until you find the warning on error that you have. Double click on that message. The explanations of Cause and action will then appear in the window pane on the right.