

Compal Confidential

P1VE6 LA7071P Schematics Document


AMD Ontario Processor with DDRIII + Hudson M1

11.6" M/B

2011-03-17

Rev: 1.0





Voltage Rails

· onago mano				
Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+APU_CORE	Core voltage for CPU (0.7-1.2V)	ON	OFF	OFF
+APU_CORE_NB	1.0V switched power rail	ON	OFF	OFF
+1.5V	1.5V power rail for CPU VDDIO and DDRIII	ON	ON	OFF
+0.75VS	0.75VS switched power rail for DDR terminator	ON	OFF	OFF
+1.05VS	1.05V switched power rail for NB VDDC & VGA	ON	OFF	OFF
+1.1VS	1.1VS switched power rail	ON	OFF	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+1.1VALW	1.1V always on power rail	ON	ON	ON*
+3VS	3.3V switched power rail	ON	OFF	OFF
+1.5VS	1.5VS switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCBATT	RTC power	ON	ON	ON

Note: ON* means that this power plane is ON only with AC power available, otherwise it is OFF.

EC SM Bus1 address

EC SM Bus2 address

Device	Address	HEX	Device	Address	HEX
Smart Battery	0001-011xb	16H	SB-TSI	1001-100xb	98H

SM Bus Controller 0 (FCH_SMB1 ~ FCH_SMB4, SMB_ALERT#)

Device Address

APU SIC/SID (FCH_SMB3)

H_THERMTRIP# (FCH_ALERT#)

SM Bus Controller 1

(FCH_SMB

 Device
 Address
 HEX

 DDR DIMM1 (FCH_SMB0)
 1001-000xb
 90

BOM Structure

HDMI@ : HDMI function
BT@ : BT function
CONN@ : Connetors
45@ : 45 Level
3G@ : 3G function
N3G@ : None 3G function

CMBS@ : Combo Jack POPO noise Solution

NCMBS@: None Combo Jack POPO noise Solution

С				
	idson-M1		202	Br
USB PC	rt List		PCI	E P
USB1.1				PCI
Port0	NC		Þ	PCI
Port1	NC		APU	PCI
USB2.0				PCI
Port0	Left conn			PCI
Port1	Left conn		ш	PCI
Port2	Right conn		FCH	PCI
Port3	WWAN			PCI
Port4	SIM			
Port5	USB Camera			
Port6	CardReader			
Port7	BT			
Port8	WiMax			
Port9	WWAN			
Port10	NC			

NC

NC

PCI	Brazos PCIE Port List						
	PCIE0						
Þ	PCIE1						
APU	PCIE2	NC					
	PCIE3						
	PCIE0	NC					
=	PCIE1	WWAN					
FCH	PCIE2	LAN					
	PCIE3	WLAN					

FCH Hudson-M1 SATA Port List							
SATAO HDD							
SATA1	NC						
SATA2	NC						
SATA3	NC						
SATA4	NC						
SATA5	NC						

Board ID / SKU ID Table for AD channel

Vcc	+3VALW				
Ra	100K +/- 5%				
Board ID	Rb	V _{AD_BID} min	V _{AD_BID} typ	V _{AD_BID} max	PCB Revision
0	0	0 V	0 V	0 V	0.1
1	8.2K +/- 5%	0.216 V	0.250 V	0.289 V	0.2
2	18K +/- 5%	0.436 V	0.503 V	0.538 V	
3	33K +/- 5%	0.712 V	0.819 V	0.875 V	
4	56K +/- 5%	1.036 V	1.185 V	1.264 V	
5	100K +/- 5%	1.453 V	1.650 V	1.759 V	
6	200K +/- 5%	1.935 V	2.200 V	2.341 V	
7	NC	2.500 V	3.300 V	3.300 V	

SMBUS Control Table


Port11


Port12


Port13


	Source	BATT	DIMM	MINI Card	LCD DDC ROM	HDMI DDC ROM	APU
EC_SMB_CK1 EC_SMB_DA1	KB930	V					
EC_SMB_CK2 EC_SMB_DA2	KB930						V
HDMI_DATA HDMI_CLK	APU FT1					V	
EDID_DATA EDID_CLK	APU FT1				V		
FCH_SMDAT0 FCH_SMCLK0	FCH M1		V	V			


Security Classification	Co	ompal Secret Data			Compal Electronics, Inc.
Issued Date	2010/11/09	Deciphered Date	2012/11/09	Title	Notes List
THIS SHEET OF ENGINEERING D	RAWING IS THE PROPRIETARY PROPERTY OF	F COMPAL ELECTRONICS, INC. AND CON	TAINS CONFIDENTIAL	0.	110100 = 01
	ATION. THIS SHEET MAY NOT BE TRANSFE	Size	D1VEC Cohomostico 1.0		
	THORIZED BY COMPAL ELECTRONICS, INC		P1VE6 Schematics 1.0		
MAY BE USED BY OR DISCL	OSED TO ANY THIRD PARTY WITHOUT F	THIOR WHITTEN CONSENT OF COM	PAL ELECTRONICS, INC.		7 1 1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2




































REQUIRED STRAPS

Check Internal PU/PD

	PCI_CLK1	PCI_CLK3	PCI_CLK4	LPC_CLK0	CLK_PCI_DB		
PULL HIGH	ALLOW PCIE GEN2	USE DEBUG STRAP	Reserved	internal EC ENABLE	Internal CLKGEN Mode		
PULL LOW	FORCE PCIE GEN1	IGNORE DEBUG STRAP	CLKGEN Mode Internal	internal EC DISABLE	External CLKGEN Mode		



9/13 Change R211 from mount to @, R216 from @ to mount 9/13 Change R211 from @ to mount, R216 from mount to @

DEBUG STRAPS

FCH M1 HAS 15K INTERNAL PU FOR PCI_AD[27:23]


	PCI_AD27	PCI_AD26	PCI_AD25	DOL ADOA	PCI_AD23 Enable ROM Straps
PULL HIGH	USE internal PLL generated PLL CLK	ILA AUTORUN Disabled	Selects FC PLL	Disable I2C ROM	Required Setting
PULL LOW	BYPASS PCI PLL	ILA AUTORUN Enabled	FC PLL bypassed	Getting Value from I2C EPROM	Reserved


| 12 | PC| AD27 | PC| AD26 | PC|


Check AD29, AD28 strap function


check default

	Security Classification Compal Secret Data						Compal Ele	ectronics	, Inc.	
	Issued Date	2010/11/09	Deciphered Date	2012/11/09		Title	ECH-/	/SS/Stra	n	
	THIS SHEET OF ENGINEERING	DRAWING IS THE PROPRIETARY PROPERTY	OF COMPAL ELECTRONICS, IN	IC. AND CONTAINS CONFIDENTIAL		0:		/33/311a	μ	
7	THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RBAD DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.						Document Number P1	VE6 Sch	nematio	S Rev
	WIAT BE COLD BY OTT BIOCE	COLD TO ALL THIRD FAILT WITHOUT	IIOTT WITH TEN CONCENT OF	COM AL LELECTRICATION, INC.		Date:	Thursday, March 17, 2011	Sheet	16 of	37











Mini-Express Card for WLAN

Change R236, R237 to RP11 Michael 2010/12/23 Change RP11 to R253 , R254 Michael 2010/12/30



change JMIN2 to SP07000QC00




0+1.5VS WLAN

+1.5VSO-

(9~16mA)

WLAN LED# <20.22>

8/22 Reserve R336 (0 ohm 0805) Add net +1.5VS WLAN



0 0402 5%

5/12 Update WLAN connector (the same as KAV60)

6/1 Revised 37 • 39 • 41 • 42 • 43 to NC

6/12 Update connector to DC040006S00

6/26 Update JMINI1 footprint

7/01 update pin 23,25,31,33

Dr-Bios.com


GND1 GND2 54 ×

PLAST SSM010-52-B-K

100K_0402_5%

	C	Compal El	lectronic	cs, In	c.		
Title	WLAN	W	'LAN				
Size	Document Numb	er					Rev
Cust	tomP1VE6 Schemati	^{cs} LA-622					1.0
Date:	Thursday Ma	rch 17 2011	Shoot	21	of	37	

LED PCB CONN



195 CARD_LED# 1 A 0 1 2 6 NC75Z08P5X_NL_SC70-5 0 SSM3K7002FU_SC70-3

9/1 Add R373, Q34, Q35 for MEDIA_LED#

8/22 Update JP2 Symbol from database (ACES_85201-1605N_16P)


8/24 Update JLED1 Symbol from database (ACES_85201-1205N_12P) & Update pin definition

9/1 Add LED Circuit (LED2~4(SC597UDB000)LED5(SC5191NB000), R360~R369, Q33)

9/1 Change All LED power to 5V


9/9 Change LED2~4 footprint to LED_HT-297DQ-GQ_4P


9/11 Remove LED portion



Add C11~C14 from HDD board 2011/01/07 Tock

SATA HDD Conn.





8/22 Change C298 from 10U 6.3V to 10U 10V

8/22 Reserve R337 R338 Add net +3VS_HDD,+5VS_HDD

9/1 Change Q33 to SB000009610(SSM3K7002FU_SC70-3)

change JHDD1 to SP01000E400 , delete C293 \sim C298 2010/12/14 Tock


Modify JHDD1 pin define 2010/12/15 Tock

Dr-B


Security Classification	Compa	al Secret Data		Compal	Electronics,	Inc.	
Issued Date	2010/11/09	Deciphered Date 2012/11/09	Title	SATA CONN	I./LED/B CO	NN./BATT	CON
AND TRADE SECRET INFORM DEPARTMENT EXCEPT AS AU	ATION. THIS SHEET MAY NOT BE TRANSFERED F THORIZED BY COMPAL ELECTRONICS, INC. NEIT	PAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL FROM THE CUSTODY OF THE COMPETENT DIVISION OF RA HER THIS SHEET NOR THE INFORMATION IT CONTAINS WRITTEN CONSENT OF COMPAL ELECTRONICS. INC.	D Size	Document Number	P1VE6 Sch	ematics	Rev 1.0
A P	E	F	Date:	Thursday, March 17, 20	11 Sheet	22 of 37	

ON/OFF Button updated SW1 symbol for SN100002K00 2010/12/06 Tock ON/OFFBTN# EVQPLMA15_4P **FOR EMI** PWR_LED1# C299 1 2 @100P_0402_50V8J ON/OFFBTN# 2 @100P_0402_50V8J 9/6 Change D13 from mount to @ 10/05 Remove D13 9/1 Remove LED2 LED3 circuit, Change 70@ to mount 9/20 Add LED2 LED3 Circuit 9/21 Remove LED2 LED3 Circuit change R251 from 51 ohm to 220 ohm (BLUE) 2011/03/07 Tock change R251 from 220 ohm to 100 ohm 2011/03/16 Tock R251 100_0402_1%~N LED2 HT-191NB5-DT BLUE 0603 HT-191NB5-DT BLUE 0603 PWR_LED1# <26> 10mil


8/26 Change D11 to SC600000B00 Standard Part





9/24 Change U9 to SA00001TC00

























Dr-B


Security Classification	С	ompal Secret Data			Compal El	ectronic	s, Inc	-
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Title	BATTERY	CONN	OTF	•
AND TRADE SECRET INFORMA DEPARTMENT EXCEPT AS AL	DRAWING IS THE PROPRIETARY PROPERTY ITION. THIS SHEET MAY NOT BE TRANSFERI JITHORIZED BY COMPAL ELECTRONICS, IN ISED TO ANY THIRD PARTY WITHOUT PRI	ED FROM THE CUSTODY OF THE COMPE IC. NEITHER THIS SHEET NOR THE INI	TENT DIVISION OF R&D FORMATION IT CONTAINS	Size	Document Number			Rev 1.0
MATE DE COED ET CITEROCEC	OLD TOTALL THE THE TANK THE OUT THE	OIT WITH TELL CONDENT OF COMMITTEE	2201101400, 1110.	Date:	Thursday, March 17, 2011	Sheet	29	of 37




+CHGRTC -

PR5 0_0603_5%










Security Classification Compal Secret Data Compal Electronics, Inc.


Issued Date 2010/08/12 Deciphered Date 2012/08/12


This sheet of engineering drawing is the proprietary property of compal electronics, inc. and contains confidential And trade screte information. This sheet flav not be transferred from the custody of the Competent Division of Risd Department except as authorized by compal electronics, inc. incline this sheet not the information it contains May be used by or divisionable of nother than partry without priori written consent or compal electronics, inc.


Size Document Number Department Number 1.0

Detail Thursday, March 17, 2011 Sheet 30 of 37











	G5603	RT8209B	TPS51117	RT8209M
Temperature Compensated	-1180ppm/℃	1600ppm/℃	4500ppm/℃	4800ppm/℃
Vtrip_min (SPEC)	30mV	50mV	30mV	50mV
Vtrip_max (SPEC)	200mV	200mV	200mV	200mV


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/08/12	Deciphered Date	2012/08/12	1.8VSP/1.5VP	
AND TRADE SECRET INFORMAT DEPARTMENT EXCEPT AS AUT	ION. THIS SHEET MAY NOT BE TRAN THORIZED BY COMPAL ELECTRON	PERTY OF COMPAL ELECTRONICS, INC. AND C ISFERED FROM THE CUSTODY OF THE COMPE ICS, INC. NEITHER THIS SHEET NOR THE INF JT PRIOR WRITTEN CONSENT OF COMPAL EL	TENT DIVISION OF R&D ORMATION IT CONTAINS	Size Document Number Custom	Rev 1.0
				Date: Thursday March 17 2011 Sheet 33 (f 37





Dr-B

			100							
Security Classification		Compal Secret Data				Compal El	lectroni	cs. I	nc.	
Issued Date	2010/08/12	Deciphered Date	2012/08/12	Ti	tle	0.753	ZOD.	,		
THIS SHEET OF ENGINEERING D	RAWING IS THE PROPRIETARY PROPE	RTY OF COMPAL ELECTRONICS, INC. AND C	ONTAINS CONFIDENTIAL			0.75V	<u> </u>			
		ANSFERED FROM THE CUSTODY OF THE		Siz	ze Docui	ment Number				Rev 1.0
		CS, INC. NEITHER THIS SHEET NOR THE I								1.0
MAY BE USED BY OR DISCLO	OSED TO ANY THIRD PARTY WITH	IOUT PRIOR WRITTEN CONSENT OF CO	OMPAL ELECTRONICS, INC.	Da	te: T	hursday, March 17, 2011	Sheet	35 (of 37	



Version change list (P.I.R. List)

Page 1 of 1 for PWR

Item	Fixed Issue	Reason for change	Rev.	P <i>G#</i>	Modify List	Date	Phase
1		Modify DCIN/VIN DECTOR power sequence	1	30	Add PC248 for +3VALWP PC252 for +5VALWP PC253 for +VSBP PC254 for +1.1VALWP PC255 for +1.05VSP PC256 for +0.75VSP PC257 for +1.8VSP	20101228	EVT
2		Modify charger power sequence	1	31	delete PC234	20101228	EVT
3		Modify 3VALWP/5VALWP power sequence	1	32	delete PC34	20101228	EVT
4		Modify charger power sequence	1	31	Chang PD5 from SCS00000200 (RB751V-40_SOD323-2	20110104	EVT
5		Modify charger power sequence	1	31	Chang PD3 from SCS00001180 (B340A SMA) to SCS00000W00 (SX34_SMA2) Chang PQ4&PQ5 fromSB00000K100(SI7121DN-T1-GE3 1P POWERPAK1212-8) to SB00000KZ00(A0N7403L_DFN8-5)	20110106	EVT
6		Modify 3VALWP/5VALWP power sequence	1	32	Chang PL6 &PL7 from SH00000F900(4.7UH_FDVE0630-H-4R7M= P3_5.5A_20%) to SH00000MB00(4.7UH_FDSD0630-H-4R7M-P3_5.5A_20%	20110110	EVT
7		Modify 1.8VSP/1.5VP power sequence	1	33	Chang PLIO from SH00000F800(2.2UH_FDVE0630-H-2R2M-P3_8.3A_20% to SH00000M700(2.2UH_FDSD0630-H-2R2M-P3_8.3A_20%)	20110110	EVT
8		Modify 1.1VALWP/1.05VSP power sequence	1	34	Chang PL12 & PL14 from SH00000F800(2.2UH_FDVE0630-H-2R2M= P3_8.3A_20%) to SH00000M700(2.2UH_FDSD0630-H-2R2M-P3_8.3A_20%)	20110110	EVT
9		Modify CPU_CORE power sequence	1	36	Chang PL16 & PL17 from SH00000F800(2.2UH_FDVE0630-H-ZRZM=	20110110	EVT
10		Modify CPU_CORE power sequence	1	36	Chang PR112 from SD034237280 [23.7k 0402 1%) to SD034178280 [17.8k_0402 1%) Chang PR123 from SD000002680 (6.98k_0402 1%) to SD034750180 (7.5k_0402 1%) Chang PR127 from SD034187180 (1.87k_0402 1%) to SD00000JB80 (1.69k_0402 1%)	20110110	EVT
11		Modify 1.8VSP/1.5VP power sequence	2	33	add PC258 to +1.5V output capacitor (co-lay higt from 4.5 to 2.5) for thermal issue	20110208	DVT
12		Modify 1.1VALWP/1.05VSP power sequence	2	34	add PC259 to +1.1VALWP output capacitor (co-lay higt from 4.5 to 2.5) for thermal issue	20110208	DVT
13		Modify 1.8VSP/1.5VP power sequence	3	33	delete co-lay PC258 for +1.5V output capacitor	20110225	PVT
14		Modify 1.1VALWP/1.05VSP power sequence	3	34	delete co-lay PC259 for +1.1VALW output capacitor	20110225	PVT
15		Modify charger power sequence	3	31	delete co-lay PJ32 modify PQ4 PQ5 footprint from AON7403L_DFN8-5 to SIS412DN-T1-GE3_POWERPAK8-5	20110226	PVT
16		Modify charger power sequence	3	31	change charger IC from G5209 to ISL6251 change output choke from 8.2u to 10u	20110226	PVT
17		Modify DCIN/VIN DECTOR power sequence	3	30	Add PC258 for +1.5V jump by RF test	2010302	PVT
18							
19							
20			_				
21			_				-
22							-
23							
		Security Classification	2010/08/12	Compa	2012/08/12 Title	al Electron	ics, Inc.
		THIS SHEET OF ENGINEERING DRAWING AND TRADE SECRET INFORMATION. THIS DEPARTMENT EXCEPT AS AUTHORIZED	IS THE PROPRIETARY P SHEET MAY NOT BE TR BY COMPAL ELECTRO	ANSFERED FRO NICS, INC. NEIT	Decipinated Date: Decipinated D	R (PWR)	