

PROJECT : ZRW


Block Diagram





#### Skylake ULT (DISPLAY, eDP)





Change Data and DQS to interleave.

















Termination Resistor Requirement for PCH PCHHOT# Pin Reserve PU 150K resister










Pin Name	Strap description	Configuration	Note
CFG[0]	Stall reset sequence after PCU PLL lock until de-asserted	1 = *Normal Operation; No stall (iPU 3K) 0 = Stall	
CFG[1]	Reserved Configuration lane		
CFG[2]	PCI Express* Static x16 Lane Numbering Reversal	1 = *Normal Operation(iPU 3K) 0 = Lan number reversed	H & S processor used only
CFG[3]	Reserved Configuration lane		
CFG[4]	eDP enable	1 = Disabled (iPU 3K) 0 = *Enabled	CFG4 R4551K_4
CFG[6:5]	PCI Express* Bifunction	00 = 1x8, 2x4 PCI Express* 01 = reserved 10 = 2x8 PCI Express* 11 = 1x16 PCI Express*	H & S processor used only
CFG[7]	PEG Training	1 = *PEG Train immediatedly follow RESET# de-assertion (iPU 3K) 0 = PEG wait for BIOS for training	H & S processor used only
CFG[19:8]	Reserved Configuration lane		


SKL\_ULT/BGA


**Quanta Computer Inc.** PROJECT : ZRW Rev 1A Skylake PCH-LP 15/19 (POWER) Date: Monday, February 22, 2016 Sheet 9 of



























#### **DP TO VGA**












#### Note:


- 1- C1,C3,C4,C5,C11,C16, C21 should be placed close to chip
- 2- C5 shold be X5R material
- 3- R6, R7, R8 should be 75 ohm with +/-1%
- 4- Suggest to connect Pin 29 and Pin 30 to PCH SMBUS for debug purpose.
- 5- This configuration is for internal ROM mode and using embedded LDO mode.

























## WWW.AliSaler.Com















# WWW.AliSaler.Com











## **VCCSA**

Icc TDC PL2: 5A

Icc Max: 5A

OCP: 6A

Fsw: 800KHz

### VCCSA L/L:


 $R_DC_LL: 10.3 mV/A$ 


R\_AC\_LL: 10.3mV/A







nday, February 22, 2016









Quanta Computer Inc. PROJECT: ZRW

GPU PWR CRL

# WWW.AliSaler.Com

