Part 1:

MAX AREA 3000000

MAX_DYNAMIC_POWER 70.0

MAX FANOUT 8

MAX OUTPUT load 57.462

max_capacitance 5

min_capacitance 0

MAX_INPUT_DELAY 5

MIN INPUT DELAY 4

OUTPUT_MAX_DELAY 5

OUTPUT MIN DELAY 4

Power:

Power Group	Internal Power	Switching Power	Leakage Power	Total Power	(%)	Attrs
io pad	0.0000	0.0000	0.0000	0.0000	(0.00%)	
memory	0.0000	0.0000	0.0000	0.0000	ì	0.00%)	
black box	0.0000	0.0000	0.0000	0.0000	ì	0.00%)	
clock network	0.0000	0.0000	0.0000	0.0000	(0.00%)	
register	0.0000	0.0000	0.0000	0.0000	į	0.00%)	
sequential	1.7686	3.7732e-03	4.3085e-03	1.7767	į	76.79%)	
combinational	0.1681	0.3687	3.3584e-04	0.5371	(23.21%)	
Total	1.9368 mW	0.3724 mW	4.6443e-03 mW	2.3139 r	nW		

Area:

VIVI LSHICIOU (FILE: /HUHRE/LYY/DESKLUP/LESL/TPYGEXS/VSCALE/STC/HAIH Number of ports: 403 Number of nets: 17022 Number of cells: 16766 Number of combinational cells: 14771 Number of sequential cells: 1995 Number of macros/black boxes: Θ Number of buf/inv: 1481 Number of references: 37 Combinational area: 648209.010532 Buf/Inv area: 42032.828339 Noncombinational area: 348172.583542 Macro/Black Box area: 0.000000 Net Interconnect area: undefined (Wire load has zero net area)

Total cell area: 996381.594074

Total area: undefined

1

Min_timing

Path Type: min

Des/Clust/Port	Wire Load Model	Librar	y
vscale_core	10×10	vtvt_t	smc180
Point		Incr	Path
clock clk (rise e clock network del input external de imem_hready (in) U12128/op (nand2_ U12130/op (nand2_ U12131/op (nor2_1 U15385/op (inv_1) U15386/op (nor2_1 U15387/op (and2_1 U11835/op (xor2_1 U10859/op (xor2_2 imem_haddr[2] (ou data arrival time clock clk (rise e clock network del output external d	ay (ideal) lay 1) 1)))) t) dge) ay (ideal) elay	0.00 4.00 60.73 71.09 84.44 142.82 45.68 73.46 146.64 190.02 262.88 0.00	4.00 r 64.73 r 135.82 f 220.26 r 363.07 f 408.75 r 482.21 f 628.85 f 818.87 f 1081.75 f 1081.75 f 1081.75 f
data required tim data required tim			-4.00
data arrival time			-1081.75
slack (MET)			1085.75
Max_timing:			
data required time data arrival time	:		4995.00 -4994.60
slack (MET)			0.40

Part 2:

MAX_INPUT_DELAY 6
MIN_INPUT_DELAY 4
OUTPUT_MAX_DELAY 6
OUTPUT_MIN_DELAY 4

Power:

Power Group	Internal Power	Switching Power	Leakage Power	Total Power (%) Attrs
io_pad memory black_box clock_network register sequential combinational	0.0000 0.0000 0.0000 1 0.0000 0.0000 1.7687 0.1741	0.0000 0.0000 0.0000 0.0000 0.0000 3.8030e-03 0.3731	0.0000 0.0000 0.0000 0.0000 0.0000 4.3085e-03 3.3593e-04	0.0000 (0.00%) 0.0000 (0.00%) 0.0000 (0.00%) 0.0000 (0.00%) 0.0000 (0.00%) 1.7768 (76.44%) 0.5475 (23.56%)
Total	1.9428 mW	0.3769 mW	4.6444e-03 mW	2.3244 mW

Max_timing:

clock clk (rise edge) clock network delay (ideal) output external delay data required time	5000.00 0.00 -6.00	5000.00 5000.00 4994.00 4994.00
data required time data arrival time		4994.00 -4992.55
slack (MET)		1.45

Min_timing:

Des/Clust/Port	Wire Load Model	Library	1
vscale_core	10×10	vtvt_ts	smc180
Point		Incr	Path
clock clk (rise eclock network delinput external de imem_hready (in) U11988/op (nand2_U11990/op (and2_1 U15090/op (and2_1 U15091/op (nand2_U15092/op (inv_4) U15109/op (buf_4) U20100/op (nand2_U20101/op (nand3_imem_haddr[0] (oudata_arrival_time	dge) ay (ideal) lay 1)) 1)	0.00 0.00 4.00 46.24 69.47 138.61 49.92 126.32 109.13 69.97 111.13	0.00 4.00 r 50.24 r 119.72 f 258.33 f 308.25 r 434.56 r 543.70 f 613.66 r 724.79 r 799.00 f 1017.07 r
clock clk (rise e clock network del output external d data required tim	ay (ideal) elay	0.00 0.00 -4.00	0.00 -4.00 -4.00
data required time data arrival time			-4.00 -1017.07
slack (MET)			1021.07

Area:

Number of ports: 403 Number of nets: 16849 Number of cells: 16593 14598 Number of combinational cells: Number of sequential cells: 1995 Number of macros/black boxes: Θ Number of buf/inv: 1475 Number of meferences: 38

Combinational area: 642696.166763
Buf/Inv area: 42146.552315
Noncombinational area: 348172.583542
Macro/Black Box area: 0.000000
Net Interconnect area: undefined (Wire load has zero net area)

Total cell area: 990868.750305 990868 undefined

Total area:

Part3:

MAX AREA 1000000

Area:

Number of ports: 403 Number of nets: 16849 Number of cells: 16593 Number of combinational cells: Number of sequential cells: Number of macros/black boxes: 14598 1995 Θ Number of buf/inv: 1475 Number of references: 38

Combinational area: 642696.166763 Buf/Inv area: 42146.552315
Noncombinational area: 348172.583542
Macro/Black Box area: 0.000000
Net Interconnect area: undefined (Wire load has zero net area)

Total cell area: 990868.750305

undefined rotal area:

Power:

```
Cell Internal Power = 1.9428 mW (84%)

Net Switching Power = 376.8939 uW (16%)

Total Dynamic Power = 2.3197 mW (100%)
```

Cell Leakage Power = 4.6444 uW

Information: report_power power group summary does not include estimated clock tree power. (PWR-789)

Power Group	Internal	Switching	Leakage	Total
	Power	Power	Power	Power (%) Attrs
io_pad memory black_box clock_network register sequential combinational	0.0000	0.0000	0.0000	0.0000 (0.00%)
	0.0000	0.0000	0.0000	0.0000 (0.00%)
	0.0000	0.0000	0.0000	0.0000 (0.00%)
	0.0000	0.0000	0.0000	0.0000 (0.00%)
	0.0000	0.0000	0.0000	0.0000 (0.00%)
	1.7687	3.8030e-03	4.3085e-03	1.7768 (76.44%)
	0.1741	0.3731	3.3593e-04	0.5475 (23.56%)
Total 1	1.9428 mW	0.3769 mW	4.6444e-03 mW	2.3244 mW

Part4:

MAX_OUTPUT_load 50

Power:

Cell Internal Power = 1.9385 mW (84%)
Net Switching Power = 377.7948 uW (16%)

Total Dynamic Power = 2.3163 mW (100%)

Cell LeakagerPower = 4.6424 uW


Information: report_power power group summary does not include estimated clock tree power. (PWR-789)


Power Group	Internal Power	Switching Power	Leakage Power	Total Power (%) Attrs
io_pad	0.0000	0.0000	0.0000	0.0000	0.00%)
memory	0.0000	0.0000	0.0000	0.0000	0.00%)
black box	0.0000	0.0000	0.0000	0.0000	0.00%)
clock network	0.0000	0.0000	0.0000	0.0000	0.00%)
register	0.0000	0.0000	0.0000	0.0000	0.00%)
sequential	1.7699	3.9539e-03	4.3085e-03	1.7782	76.61%)
combinational	0.1687	0.3738	3.3399e-04	0.5429	23.39%)
Total	1.9386 mW	0.3778 mW	4.6424e-03 mW	2.3210 mV	1

Area:

```
Number of ports:
                                         403
Number of nets:
                                        16903
Number of cells:
                                        16647
Number of combinational cells:
                                        14652
Number of sequential cells:
                                         1995
Number of macros/black boxes:
                                            0
Number of buf/inv:
                                         1430
Number of references:
                                           35
Combinational area:
                                644541.630301
                                                                       Ĩ
Buf/Inv area:
                                 40716.910418
Noncombinational area:
                                348172.583542
Macro/Black Box area:
                                     0.000000
Net Interconnect area:
                            undefined (Wire load has zero net area)
Total cell area:
                                992714.213842
Total area:
                            undefined
1
```


Part1:





Setup mode	all	reg2reg	default	Ī
Violating Pa	ns): -9 ^l .832	N/A N/A N/A N/A	-0.509 -9.832 28 64	+ +
DRVs	+ !	Real	·····	Total
DRVS	Nr nets(ter	ms) Wor	st Vio	Nr nets(terms)
max_cap max_tran max_fanout max_length	0 (0) 0 (0) 0 (0) 0 (0)		.000 .000 0 0	1 (1) 0 (0) 0 (0) 0 (0)

Part2:



optDesign Final Summary

++		+	++
Setup mode	all	reg2reg	default
l WNC (nc).l	0 000	L N/A	
WNS (ns):	0.000	N/A	0.000
TNS (ns):	0.000	N/A	0.000
Violating Paths:	Θ	N/A	0
All Paths:	Θ	N/A	0
+		+	

 DRVs	Real	T _f tal	
	Nr nets(terms)	Worst Vio	Nr nets(terms)
max_cap max_tran max_fanout max_length	0 (0) 0 (0) 0 (0) 0 (0)	0.000 0.000 0	1 (1) 0 (0) 0 (0) 0 (0)

Density: 71.115% Routing Overflow: 0.00% H and 0.00% V