


Unit-9 Memory Organization:

Memory Hierarchy:Main goal of memory Hierarchy 18 to obtain the highest possible access speed while minimizing the total cost of the memory system.



D. Primary (Main) Memory: — The memory which is used by the CPU. during program execution is called main memory. It is directly connected with CPU. It is relatively large and fast memory used to store programs and data during the computer operation. Semiconductor integrated circuit is the principle technology used for main memory. RAM, ROM and Cache memory are main memories.

a) Random Access Memory (RAM):-RAM Chips are available in Luo modes static and dynamic.

Statec RAM -> It consists of internal flip-flops to store binary enformation. It is easier to use and has shorter read/write cycles.

Dynamic RAM -> It stores binary information in the form, of electric charges in capacitors. The stored charge tends to discharge with time, so dynamic RAM (DRAM) words are refreshed every few milliseronds to restore the decaying charge.

by Read-Only Memony (ROM):- Random access ROM chips are used for storing programs that are permanently resident in computer and for tables of constants that do not change once computer is manufactured. The content of ROM remain unchanged after power is turned off and on again.

Bootstrap loader > It is instal program whose function is to Start the computer operating system when power is turned on and is stored in ROM portion of main memory.

Computer startup The startup of a computer consists of turning the power on and starting the execution of an initial program. Thus when power is turned on, the hardware of the computer sets the PC to the first address of the bootstrap loader. The bootstrap program loads the portion of the OS from the disk to main memory and control is then transferred to the OS, which prepares the computer for general use.

@ RAM and ROM Chips:	_	Bidirectional
RAM Chip		Biamerin
Chip Select 1 — CS1 Chip Select 2 — CS2 Read — RD	128 X8 RAM	8-bit data bus.
7-bit address - AD7	, MAIM	

Two combrol signals (CS) are used for enabling the KAM clop. Bar above CS 2 andicates that chip is enabled only when CS 1 = 1 and CS 2 = 0. RD and WR are read and wife combol signals that are used to define mode of transfer. Since the size of Ram is of 128 words so we need 7-bit address. Working of Chip is described by following function table:

CS1	<u>CS2</u>	RD	WR	Memory Function	State of data bus
00111	010001	XXOO1X	XXOXXX	Inhibit Inhibit Inhibit Nead Inhibit Inhibit	High-Impedence High-Impedence High-Impedence Input data to RAM Output data from RAM High-Impedence

ROM Chip

Chip Select 1— CS1

Chip Select 2— CS2

Chip Select 2— CS2

CS2

S12×8

ROM

ROM

9-bit address— AD9

Two control signals (CS) are used for enabling. Rom chop. Box above CS 2 indicates that chip is enabled only when CS 1=1 and CS 2=0, RD and WR are not used here because RoM rs read-only memory. Since the size of RAM +8 of 512 words so we need 9-bit address. Working of ROM chip can also be described by similar function table. as for RAM chip excluding RD and WR column.

@. Memory Address Map:

Memory address map 18 the process of assigning address space to a memory system of a computer. Suppose a memory system with 128 words of RAM and 512 words of ROM. If we use RAM chip with 128 words we need to use 4 RAM chips. For this situation memory address map can be done as given in the table below:

Component Hexa		Address bus		
RAM 2 RAM 2 RAM 3 RAM 4 ROM	address 0000-007F 0080-00FF 0100-017F 0180-01FF 0200-03FF	10 9 8 7 6 5 4 3 2 1 0 0 0 × × × × × × × × × × 0 0 1 × × × ×		

Address lines 1-7 are used to represent address of RAM chips because their size is 128 words but address line 1-9 are used to represent address of ROM chip because size of ROM is 512 words.

RAM and ROM chips are connected to a CPU through the data and address buses. The tono-order lines on the address bus selects the byte without the chips and other lines on the address bus bus selects a particular chip through its chip select inputs.


The Memory connection to CPU assuming 128X8 RAM and 512X8 ROM.

D. Auxiliary (Secondry) Memory: - The most common auxiliary memory devices used on computer systems are magnetic disks and magnetic tapes.

Magnetic disks -> A magnetic disk, 48 a circular plate constructed of metal or plastic coaled with magnetized material. Bits are stored in magnetized surface in spots along concentric circles called tracks. The tracks are commonly divided into sections called sectors. Disks that are permanently attached user are called hard disks. A disk drive with removable disks is called a floppy disk.

Magnetic tape > Magnetic tape is a strip of plastic coaled with a magnetic recording medium. Bits are recorded as magnetic spots on the tape along several tracks. Usually, seven or nine bits are recorded simultaneously to form a character together with a parity bit. Read/wite heads are mounted one in each track so that data can be recorded and read as a sequence of characters.

Associative Memory:
Hardware Organization:



- fig. Block diagram of associative memory.

It consists of a memory array and logic for m words with n bits per word. The argument register (A) and key register (K) each have n bits, one for each bit of word. The M register match provides a mask or identifying piece of information which specifies how the reference to memory 48 made.

Match Logic:

The match logic for each word can be derived from the comparision algorithm for two benary numbers. First, we neglect the key bits and compare the argument on A with the bits stored in the cells of the words.

Word 9 48 equal to the argument on A of $A_j = F_{ij}$ for j = 1,2,...,n.

Two bits are equal of they are both 1 or both 0. The equality function $\sum_{j=A_j} F_{ij} + A_j$ Fig. $\sum_{j=A_j} F_{ij} + A_j$

where, $x_j=1$ of the pairs of bits on otherwise, $x_j=0$.

For a word of to be equal to the argument in A we must have all of variables equal to 1. This 98 the condition for setting the corresponding match bot Mp to 1. The Boolean function for this condition is:

Mp = 54×2×3...×n.

and constitutes the AND operation of all pairs of matched bits.

Read Operation: If more than one word on memory matches the unmasked argument field, all the matched words will register. It is then necessary to scan the bits of the match register one at a time. The matched words are read on sequence corresponding Mg bit as 1.

Capability for storing the information to be searched. Writing in an association and take different forms, depending on the application. If the entire memory is operation then the writing can be done by addressing each clocation in sequence. If unwanted words have to be deleted for a special register to distinguish between active and inactive words.

Cache to a fast small capacity memory that should hold that enformation which is most likely to be accessed. The cache memory access time is less than the access time of main memory by a factor of 5 to 10: Cache is the fastest component in memory hierarchy. It is placed between the CPU and main memory as in the figure below:

Main memory Cache memory CPU

32K × 12 Cache memory CPU

512× 12 Franche of cache memory.

De hocality of refrence: Analysis of a large number of typical programs whas shown that the refrences to memory at any given interval of time tend to be confined within a few localized areas in memory. This phenomenon is known as locality of refrence. Loops and submutines tend to localize the refrences to memory for fetching instructions, this is the reason for this property.

Temporal Locality > The information which is used currently is

likely to be on use on near future. For e.g. Reuse of information on loops.

Spatial locality > If a word 18 accessed, adjacent (near) words are likely accessed soon. For eg. Related data Items (arrays) are usually stored together; instructions are executed sequentially.

The property of Locality of Refrence makes the Cache memory systems work.

@. Hit & Mess Ratio:

The performance of cache memory 18 frequently measured in terms of a quantity called hit ratio. When the CPV refers to memory and finds the word in cache, it is said to produce a hit. If the word is not found in cache, it is in morn memory then it counts as a miss. The ratio of number of hits divided by the total CPV refrences to memory (vots plus misses) is the hit ratio.

The hit ratio is best measured experimentally by running representative programs in the computer and measuring the number of hits and misses during a given interval of time. Hit ratios of 0.9 or higher have been reported. This high ratio verifies the validity of the locality of refrence property.

The average memory access time of a computer system can be emproved constderably by use of a cache. If the het ratio is high enough so that the most of the time the CPU accesses the cache instead of main memory; the average access time is closer to the access time of the fast cache memory. OR Cache Mapping

Mapping:- The transformation of data from main memory to cache memory 48 referred to as a mapping process. Following three types of mapping procedures are of practical interest when considering the organization of cache memory:

a) Associative mapping -> This is the fastest and most flexible method of cache organization. The associative memory stores both the address and content (data) of the memory word. This permits any location on cache to store any word from main memory. This organization is as below:

CPU address (15 bets)

-Address-	*K-	-Data-	
01000		3450	
02777		6710	
22345		1234	

fig. Associative mapping cache (all numbers in octal). b) Direct mapping -> Main memory locations can only be copied into one location on the cache. This as accomplished by dividing main memory anto pages that correspond in saze with the cache.




fig. Example of direct mapping used in cache memory.

Set-Associative Mapping The disadvantage of direct mapping 98 that two words with the same index on their address but with different tag values cannot reside on cache memory at the same time. Set-Associative mapping is an improvement over direct mapping organization. So, each word of cache can store two or more words of memory under the same index address. Each data word is stored together with its tag and the number of tag-data items in one word of cache is said to form a set.

Index 000	Tag	Data	Tag	Data
000	01	3450	02	5670
777	-00	(710		
777	02	6710	1100	2340

fig. Example of Set-Associative mapping used in cache memory.

Write Policies/Writing and Cache: If the operation is write, then
there are two ways that the system can proceed. The first is
write-through method. This method update the main memory with every
memory works operation, with cache memory being updated in parallel
if it contains the word at the specified address. This method has
the advantage that main memory always contains the same data
only the cache.
The second method is write-back method. In this method
only the cache docation is updated during a write operation. The
location is then marked by a flag so that leter when the word is
removed from the cache it is copied into main memory.