


# Lab Two Verilog



Waleed Emad Yahyaa Zakarya

#### **BINARY TO GRAY**

```
module binary_gray_behavioral (binary,gray);
/*input output declaration of port list*/
input wire [2:0] binary;
output reg [2:0] gray;
/*behavioral code for describing the binary to gray code using case*/
always @(*) begin
     case (binary)
     3'b000: gray = 3'b000;
     3'b001: gray = 3'b001;
    3'b010: gray = 3'b011;
     3'b011: gray = 3'b010;
    3'b100: gray = 3'b110;
     3'b101: gray = 3'b111;
    3'b110: gray = 3'b101;
     3'b111: gray = 3'b100;
     endcase
module binary_gray_behavioral_TB ( );
/*internal variables for using in test bench*/
reg [2:0] binaryTB;
wire [2:0] grayTB;
integer i = 0;
/*instantioation of main module*/
binary_gray_behavioral TBinstance(binaryTB,grayTB);
/*appling all possible stimulas*/
initial begin
     $monitor ("binary = %b _____ gray = %b",binaryTB,grayTB);
     for (i=0;i<8;i=i+1)</pre>
          #5 binaryTB = i;
end
 **Compile of GrayCodeTB.v was successful.


VSIM 26> restart

$ ** Note: (vsim-3813) Design is being optimized due to module recompilation...

$ Loading work.binary_gray_behavioral_TB(fast)

$ Loading work.binary_gray_behavioral[fast)


VSIM Z7> run
```



# 4-BIT PISO (PARALLEL TO SERIAL)


```
module piso (clk,rst,sel,indata,outbit);
input wire clk , rst , sel;
input wire [3:0] indata;
output reg outbit;
reg [3:0] internalreg;
always @(posedge clk )
begin
    if (rst)
    begin
        internalreg <= 4'b000;</pre>
        outbit <=0;
    end
    else if (sel == 1'b0)
    begin
         internalreg <= indata;</pre>
    else if (sel == 1'b1)
    begin
        outbit <= internalreg[0];</pre>
         internalreg[3:0] <= {1'b0, {internalreg[3:1]}};</pre>
    end
    begin
        outbit <= 1'b0;
    end
```

```
module piso_TB ( );
reg clk_TB=0 , rst_TB , sel_TB;
reg [3:0] indata_TB;
wire outbit_TB;
piso piso_instance (clk_TB,rst_TB,sel_TB,indata_TB,outbit_TB);
/*initial
begin
end*/
always #5 clk_TB<= ~clk_TB;</pre>
initial
begin
    $monitor ("clk=%b
                        rst=%b,
,sel=%b ,indata=%b ,outbit=%b",clk_TB,rst_TB,sel_TB,indata_TB,outbit_TB);
    rst_TB = 0;
    indata_TB =0;
   sel_TB = 1;
   #20 rst_TB = 1;
   #20 \text{ rst TB} = 0;
   #20 indata_TB = 4'b0101;
   #20 sel_TB = 0;
    #20 sel_TB = 1;
end
```



# 4-BIT SIPO (SERIAL TO PARALLEL)

```
module sipo (clk,rst,inbit,outdata);
parameter N = 4;
input wire clk , rst , inbit;
output reg [N-1:0] outdata;
integer i;
always @(negedge clk)
begin
    if (rst)
        begin
            outdata <= 0;
    else
        begin
                outdata <= {inbit,{outdata[N-1:1]}};</pre>
end
endmodule
module sipo_TB ( );
reg clk_TB , rst_TB , inbit_TB;
wire [3:0] outdata_TB;
integer i = 0;
sipo sipo_TB_instance (clk_TB,rst_TB,inbit_TB,outdata_TB);
initial
begin
    clk_TB = 0;
    forever #5 clk_TB = ~clk_TB;
end
initial begin
    $monitor ("time = %0t _____ datain = %b _____ dataout =
%b",$time,inbit_TB,outdata_TB);
    rst_TB = 0;
    #20 \text{ rst TB} = 1;
    #20 rst_TB = 0;
    inbit_TB = 0;
    for (i=0;i<8;i=i+1)
        #20 inbit_TB = ~inbit_TB;
endmodule
```




#### STATE MACHINE

```
module predict (rst , clk , taken , predict);
input rst , clk , taken ;
output reg predict;
localparam A = 00,
           B = 01,
           C = 10,
           D = 11;
reg [1:0] curr_state , nxt_state;
always @(posedge clk)
begin
    if (rst)
    curr_state <= A;</pre>
always @(posedge clk)
begin
    case (curr_state)
    A: predict <= 1;
    B: predict <= 1;
    C: predict <= 0;</pre>
```

```
D: predict <= 0;
    endcase
always @(posedge clk)
begin
    case (curr_state)
    A:
    begin
        if (taken == 0)
             nxt_state <= B;</pre>
        else if (taken == 1)
             nxt_state <= A;</pre>
             nxt_state <= A;</pre>
    B:
    begin
        if (taken == 0)
             nxt_state <= C;</pre>
        else if (taken == 1)
             nxt_state <= A;</pre>
        else
             nxt_state <= A;</pre>
    C:
    begin
       if (taken == 0)
             nxt_state <= C;</pre>
        else if (taken == 1)
             nxt_state <= D;</pre>
        else
             nxt_state <= A;</pre>
    D:
    begin
       if (taken == 0)
             nxt_state <= C;</pre>
        else if (taken == 1)
             nxt_state <= A;</pre>
        else
             nxt_state <= A;</pre>
    endcase
end
endmodule
module predict_TB ();
reg rst_TB , clk_TB = 1'b0 , taken_TB ;
wire predict_TB ;
predict predict_instance (rst_TB , clk_TB , taken_TB , predict_TB);
```

```
always #5 clk_TB = ~clk_TB;
initial begin
$monitor("rst_TB = %b , clk_TB = %b , taken_TB = %b , predict_TB = %b",rst_TB , clk_TB ,
taken_TB , predict_TB);
rst_TB=0; taken_TB=0;
#20 rst_TB = 1;
#20 \text{ rst}_TB = 0;
#20 \text{ rst}_TB = 1;
#2 taken TB=1;
#10 taken_TB=1;
#10 taken TB=0;
#10 taken_TB=1;
#10 taken_TB=0;
#10 taken_TB=0;
#10 taken_TB=1;
#10 taken_TB=1;
#10 taken_TB=1;
#10 taken_TB=0;
#10 taken TB=0;
#10 taken_TB=1;
#10 taken_TB=1;
end
endmodule
       ,rst=0 ,sel=1 ,indata=0000 ,outbit=x
  c1k=0
       ,rst=0 ,sel=1 ,indata=0000 ,outbit=x
 clk=1
      ,rst=0 ,sel=1 ,indata=0000 ,outbit=x
  c1k=0
 clk=1
       ,rst=0 ,sel=1 ,indata=0000 ,outbit=x
  c1k=0
       ,rst=1 ,sel=1 ,indata=0000 ,outbit=x
  clk=1
       ,rst=1 ,sel=1 ,indata=0000 ,outbit=0
```

```
clk=0
         ,rst=1 ,sel=1 ,indata=0000 ,outbit=0
 clk=1
         ,rst=1 ,sel=1 ,indata=0000 ,outbit=0
 clk=0
         ,rst=0 ,sel=1 ,indata=0000 ,outbit=0
 clk=1
         ,rst=0 ,sel=1 ,indata=0000 ,outbit=0
 clk=0
         ,rst=0 ,sel=1 ,indata=0000 ,outbit=0
 clk=1
         ,rst=0 ,sel=1 ,indata=0000 ,outbit=0
 c1k=0
         ,rst=0 ,sel=1 ,indata=0101 ,outbit=0
 clk=1
         ,rst=0 ,sel=1 ,indata=0101 ,outbit=0
         ,rst=0 ,sel=1 ,indata=0101 ,outbit=0
         ,rst=0 ,sel=1 ,indata=0101 ,outbit=0
 clk=l
         ,rst=0 ,sel=0 ,indata=0101 ,outbit=0
 clk=1
         ,rst=0 ,sel=0 ,indata=0101 ,outbit=0
 c1k=0
         ,rst=0 ,sel=0 ,indata=0101 ,outbit=0
clk=1
         ,rst=0 ,sel=0 ,indata=0101 ,outbit=0
VSIM 27> run
 clk=0
         ,rst=0 ,sel=1 ,indata=0101 ,outbit=0
         rst=0 ,sel=1 ,indata=0101 ,outbit=1
 clk=1
 c1k=0
         ,rst=0 ,sel=1 ,indata=0101 ,outbit=1
         ,rst=0 ,sel=1 ,indata=0101 ,outbit=0
clk=1
 c1k=0
         ,rst=0 ,sel=1 ,indata=0101 ,outbit=0
clk=1
         ,rst=0 ,sel=1 ,indata=0101 ,outbit=1
 c1k=0
         ,rst=0 ,sel=1 ,indata=0101 ,outbit=1
clk=1
          ,rst=0 ,sel=1 ,indata=0101 ,outbit=0
 clk=0
         ,rst=0 ,sel=1 ,indata=0101 ,outbit=0
clk=1
          ,rst=0 ,sel=1 ,indata=0101 ,outbit=0
 c1k=0
         ,rst=0 ,sel=1 ,indata=0101 ,outbit=0
# clk=1
         ,rst=0 ,sel=1 ,indata=0101 ,outbit=0
 clk=0
         ,rst=0 ,sel=1 ,indata=0101 ,outbit=0
```



# **SEQUENCE DETECTOR**


```
module seq_dete_method1 (
    input rst,clk,datain,
    output reg dataout );
localparam A = 0,
            B = 1,
           C = 2
            D = 3,
            E = 4,
            F = 5,
           G = 6,
           H = 7;
reg [2:0] curr_state , nxt_state;
always @ (posedge clk)
begin
    if (rst)
        curr_state <= A;</pre>
    else
        curr_state<=nxt_state;</pre>
end
always @ (curr_state,datain)
begin
    case (curr_state)
        A:dataout <= 0;
        B:dataout <= 0;
        C:dataout <= 0;</pre>
        D:dataout <= 0;
```


```
E:dataout <= 0;</pre>
         F:dataout <= 0;
         G:dataout <= 0;</pre>
         H: if (datain == 1'b0)
             dataout <= 0;</pre>
             else if (datain == 1'b1)
             dataout <= 1;</pre>
             else
             dataout <= 0;</pre>
     endcase
end
always @ (datain,curr_state)
begin
    case (curr_state)
         A: if (datain == 0)
             nxt_state <= A;</pre>
             else if (datain == 1)
             nxt_state <= B;</pre>
             else
             nxt_state <= A;</pre>
         B:if (datain == 0)
             nxt_state <= C;</pre>
             else if (datain == 1)
             nxt_state <= B;</pre>
             else
             nxt_state <= A;</pre>
         C:if (datain == 0)
             nxt_state <= A;</pre>
             else if (datain == 1)
             nxt_state <= D;</pre>
             nxt_state <= A;</pre>
         D:if (datain == 0)
             nxt_state <= C;</pre>
             else if (datain == 1)
             nxt_state <= E;</pre>
             else
             nxt_state <= A;</pre>
         E:if (datain == 0)
             nxt_state <= F;</pre>
             else if (datain == 1)
             nxt_state <= B;</pre>
             else
             nxt_state <= A;</pre>
         F:if (datain == 0)
             nxt_state <= A;</pre>
             else if (datain == 1)
             nxt_state <= G;</pre>
             else
             nxt_state <= A;</pre>
         G:if (datain == 0)
             nxt_state <= H;</pre>
             else if (datain == 1)
```

```
nxt_state <= E;
else
    nxt_state <= A;
H: if (datain == 0)
    nxt_state <= A;
else if (datain == 1)
    nxt_state <= D;
else
    nxt_state <= A;
endcase
curr_state <= nxt_state;
end
endmodule</pre>
```

# CLOCK DIVIDER BY (2, 4, 8, 16)

```
module clk_divider (clkin , clk_2 , clk_4 , clk_8 , clk_16);
input clkin;
output reg clk_2 , clk_4 , clk_8 , clk_16;
initial
begin
   clk_2 = 0;
   clk_4 = 0;
   clk_8 = 0;
    clk_16 = 0;
end
always @ (posedge clkin)
clk_2 <= ~clk_2;
always @ (posedge clk_2)
clk_4 <= ~clk_4;
always @ (posedge clk_4)
clk_8 <= ~clk_8;
always @ (posedge clk_8)
clk_16 <= ~clk_16;
endmodule
```





# **CLOCK DIVIDER BY 6**

```
module clk_div_6 (rst , clkin , clkout);
input clkin,rst;
output reg clkout;


reg[2:0] edges_counts ;

always @(rst)
begin
    clkout = 0;
    edges_counts = 0;
end
```

```
always @(clkin)
   if(~rst)
   edges_counts <= edges_counts+1;</pre>
always @(*)
   begin
       if(edges_counts == 3'b110)
       begin
       clkout = ~clkout;
       edges_counts = 0;
 ile <u>E</u>dit <u>V</u>iew <u>A</u>dd F<u>o</u>rmat <u>T</u>ools <u>Book</u>marks <u>W</u>indow <u>H</u>elp
/dk_div_6/dkin
 /dk_div_6/dkout
 /dk_div_6/rst

→ /dk_div_6/edges_c... 3'h0

                                  0 ns to 2263 ns
     Now 2100 ns
Cursor 1 221 ns
      Q 🗗 💼 🗓 🔅 🐧 🗸 🥥 🔞 🐧 📠 💆 🔻 🗎 🙀 🧸 🗸
                                                                    へ ENG 🚷 Ф) 🗁 11:56:44 PM 📮 🥋
```



# FIFO SYNCH

```
module synch_fifo (
    rest , clk , RE , WE , datain ,
    full_flag , empty_flag , dataout
);
input rest , clk , RE , WE ;
input [31:0] datain;
output reg full_flag , empty_flag;
output reg [31:0] dataout;
reg [31:0] mem [0:7];
reg [2:0] count;
reg [2:0] wptr;
reg [2:0] rptr;
reg empty;
reg full;
integer i;
always @(posedge clk , rest) begin
    if (rest)
    begin
        full_flag <= 1'b0;</pre>
        empty_flag <= 1'b1;</pre>
        dataout <= 'b0;</pre>
        count <= 'b0;</pre>
        empty <= 'b1;</pre>
        full <= 'b0;
        wptr <= 'b0;
        rptr <= 'b0;
```

```
for (i=0;i<8;i=i+1) mem[i] <= 'b0;
else
begin
    if (WE && (count<8) && !(full))</pre>
    begin
         mem[wptr] <= datain;</pre>
         wptr <= wptr + 1;</pre>
         count <= count + 1;</pre>
         if(count == 3'b111)
         begin
              full_flag <= 1'b1;</pre>
              empty_flag <= 1'b0;</pre>
              empty <= 'b0;</pre>
              full <= 'b1;
         else
         begin
              full_flag <= 1'b0;</pre>
              empty_flag <= 1'b0;</pre>
              empty <= 'b0;
              full <= 'b0;
    else if (RE && (count>0) && !(empty))
    begin
         dataout <= mem[rptr];</pre>
         rptr <= rptr + 1;</pre>
         count <= count - 1;</pre>
         if(count == 'b0)
         begin
              full_flag <= 1'b0;</pre>
              empty_flag <= 1'b1;</pre>
              empty <= 'b1;</pre>
              full <= 'b0;
         else
         begin
              full_flag <= 1'b0;</pre>
              empty_flag <= 1'b0;</pre>
              empty <= 'b0;
              full <= 'b0;
         end
    else
    begin
         full_flag <= 1'b0;</pre>
         empty_flag <= 1'b1;</pre>
         dataout <= 'b0;</pre>
         count <= 'b0;</pre>
         empty <= 'b1;</pre>
         full <= 'b0;
         wptr <= 'b0;
         rptr <= 'b0;
```

