
## outlineL18-w9TR-student

Thursday, November 3, 2022 4:10 PM



# CS 354 - Machine Organization & Programming Tuesday Nov 1 and Thursday Nov 3, 2022

### Midterm Exam - Thurs Nov 10th, 7:30 - 9:30 pm

If your Lecture number is	and the first letter of your family name is ,	then, your assigned exam room is:
001	A-K	B130 Van Vleck
001	L-Z	B102 Van Vleck
002	A-R	B10 Ingraham
002	S-Z	19 Ingraham

- UW ID and #2 required
- closed book, no notes, no electronic devices (e.g., calculators, phones, watches) see "Midterm Exam 2" on course site Assignments for topics

Homework hw4: DUE on or before Monday, Nov 7

Homework hw5: will be DUE on or before Monday, Nov 14

**Project p4A:** DUE on or before Friday, Nov 4th **Project p4B:** DUE on or before Friday, Nov 11th

#### Last Week

Writing to Caches (cont)
Cache Performance
Impact of Stride
Memory Mountain
C, Assembly, & Machine Code

#### This Week

Low-level View of Data Registers Operand Specifiers & Practice L18-7 Instructions - MOV, PUSH, POP Operand/Instruction Caveats Instruction - LEAL	Instructions - Arithmetic and Shift Instructions - CMP and TEST, Condition Codes Instructions - SET & Jumps Encoding Targets & Converting Loops
Next Week: Stack Frames and Exam 2 B&O 3.7 Intro - 3.7.5, 3.8 Array Allocation ar 3.9 Heterogeneous Data Structures	nd Access

Copyright © 2016-2022 Jim Skrentny

## C, Assembly, & Machine Code

```
In the beginning ...
     A LL
                                Muennowill.
C Function
                              Assembly (AT&T)
                                                               Machine (hex)
int accum = 0;
int sum(int x, int y)
                            sum:
                                pushl %ebp
                                                               55
                                movl %esp, %ebp
                                                              89 e5
                                                           8b 45 0C
03 45 08
                               movl 12(%ebp), %eax
   int t = x + y;
                               addl 8(%ebp), %eax
                                                              01 05 ?? ?? ?? ??
  accum += t;
                               addl %eax, accum
   return t:
                               popl %ebp
                                ret
                                                               C3
С
   · High level Imguage that enables more productive coding
   + Hers us write cole
   . Can be consisted and run on different machines
   → What aspects of the machine does C hide from us?
         machine instructions
         addressing moles
         registers, conditional codes
   + Human readable representation of muchine code
Assembly (ASM)
   · Very machine derendent
   → What ISA (Instruction Set Architecture) are we studying? TA-31
   → What does assembly remove from C source?
                              · logicul control structure - it () {3, switch, loops
     - connects, var names
                              . no datu structures
     no structs, arrays, unims
   → Why Learn Assembly?
 -> 1. to better undostand
     2. Identify megginners
      3. Understand compile optimizations
                            p and data
Machine Code (MC) is welling h binary.
  · the encodings that a particular machine under stands
   → How many bytes long is an IA-32 instructions? I-15 by two
```

Copyright © 2016-2022 Jim Skrentny

#### **Low-Level View of Data**

#### C's View

- . Variables declared of a specific type
- +types can be complex composites, arrays, structs, unions

macnine's View new of bytes hidered by address, where each element is a byte Machine's View

- \* Memory contains bits that do not distinguish sustautions from data of politics
  - → How does a machine know what it's getting from memory? 1. by how it's accessed US OPERAND LOAD 20169 FETCH
    - 2. by the instruction itself

#### **Assembly Data Formats**

	С	IA-32	Assembly Suffix	/ Size in bytes
4	char	byte	6	1
	short	word	W	2
权	int	double word	l	Ч
	long int	double word	8	Ч
*	char*	double word	2	Ч
	float	single precision	5	VI
	double	double prec	l	8 (quad word)
	long double	extended prec	t	(0 (typically 12)

\* In IA-32 a word is actually 2 64ks

Copyright © 2016-2022 Jim Skrentny

## Registers

术 Ca	Registers Hest Munory Storage directly a  N Store 1, 2, 0, 4 bytes of do	rta (c	or address	es			
General	Registers						
DN - NOM	actumulator	bit val	ues				
710	authorities WIL registers)						
(a) We this as (o	04	0.45	1. 1. 1	87 104	0		
Dit	31 10	6 15	hish	87 104	0 8 61 can		
%eax		%ax	%al	n %al	Cay aller		
%ecx	count	%CX	%cl		Ca alles		
%edx	data	%dx	%dl		en where eas,		
%ebx	base	%bx	%bl	h %bl			
%esi	Source index	%si					
%edi	destination index	%di					
%esp	Stack tolates	%sp					
%ebp	base Pointer	%bp					
Si		15 —			<del></del>		
31 —					> 0		
_							
Program	n Counter %eip						
riogian	n Counter seip exampled 32.6% in	structi	ion pointe	,r			
A no C							
9(910)	address of next instruction						
4							
Condition	on Code Registers						
Character Status of Most recent ALU Operation							
1.64	1. Git 1905ters that Store status of recent ALU Operation						
		recedu	4 excused				
			,				

can be used for conditional branching

Copyright © 2016-2022 Jim Skrentny

#### **Operand Specifiers**

What? Operand specifiers are

- · s > source, specialis location to be used by instruction
- · D' destination, when result i's so be stored

Why? enables instr to specify constants, resister & memory location

How? IA-32 has 3 kinds of operand structures

2	specifies an operand value that's " () literal format				
1.) Immediate	specifies an operand value that's	immed take	in 65	literal	tomat
specifier	operand value is the unstruction,				U - 17 800 C
\$Imm	lmm	\$100	toxlo		
		1000			

2.) REGISTER R-regisor a= arbitrary specifier operand value

 $%E_a$ 

3. ) MEMORY specifies an operand value that's

specif Imm	ier operand v M[EffAddr]		Iress addressing mode na 	ime
(%E <sub>a</sub> )	M[EffAddr]	$R[\%E_a]$	Jadar-607	
Imm(%	$ME_b$ ) M[EffAddr]	$Imm+R[\%E_b]$	BAJE+Oftset (displacem	nt)
(%E <sub>b</sub> ,°	%E <sub>i</sub> ) M[EffAddr]	R[%E <sub>b</sub> ]+R[%	eij moexed	
Imm(%	$E_b$ ,% $E_i$ ) M[EffAddr]	$Imm+R[\%E_b]$	+R[%Ei] TADEXOCO + OESCH	

Imm(%E <sub>b</sub> ,%E <sub>i</sub> ,s	)M[EffAddr]	Imm+R[%Eb]+R[%Ei]*S &all index
$(\%E_b,\%E_i,s)$	M[EffAddr]	RIGHTINET'S BASE + 1000 - KALE + IMM
$Imm(,\%E_i,s)$	M[EffAddr]	Imm+R[%E;]*s without offset
$(,\%E_i,s)$	M[EffAddr]	R[%E]*s without base + occut

(Inn) Invedice it we offset EL is base register, E; is those regular, 5 is cook factor = 90 by 1,2,4,8 bytes

Copyright © 2016-2022 Jim Skrentny

## **Operands Practice**

Given: Manin Memory	CPU		
Memory Addr 0x100 0x104 0x108 0x10C 0x110	Value 0x ff 0x AA 0x 11 0x 22 0x 73	Register %eax %ecx %edx	Value 0x/04 0x / 0x /

→ What is the value being accessed? Also identify the type of operand, and for memory types name the addressing mode and determine the effective address.

Operand	Value O <sub>¥</sub> AA	Type:Mode	Effective .	Address	addess	loy
1. (%eax)	- <b>K</b> //···		020 .			

2. 0xF8(,%ecx,8)

8. 0x108

9. 259(%ecx, %edx)

Notes:

IMM > has \$

constant without

memory has parenthesis or a constant without dollar sign pegistor has % and no ()!

Copyright © 2016-2022 Jim Skrentny

## Instructions - MOV, PUSH, POP COPY What? These are instructions to Coff data from source to destination Tof

Why? enables into do move from register to/from nemery and between registers

## How? operation description instruction class nove (copy) S to D MOV S, D DE-S RVOM, WUON, duon DE sign-contended 5 nove (copy) smaker register to larger MOVS S. D mous bw, mous 62, mous wil De zero -contad s MOVZ S. D mouzbu, mouzbl, mouzbl P.["1.esp] = (P.C% esp-4) make room at for of stack copy src to for pushl S MERE/oesp] + S popl D R(1/2007) + R(1/2007) Shrink Stack by 4 Copy from top of stack to D Shrink Stack by 4

What data format suffix should replace the \_ given the registers used?

1. mov %eax, %esp 2. push \$0xFF 3. mov (%eax), %dx 4. mov (%esp, %edx, 4), %dh & Missy & Moving value 6 5. mov\_ 0x800AFFE7, %bl ₩ 6. mov %dx, (%eax) 7. pop %edi

\* Focus on register type operands since they (an be 1, 2, or 4 bytes

Copyright © 2016-2022 Jim Skrentny

## **Operand/Instruction Caveats**

## Missing Combination? $S_{i}$

→ Identify each source and destination operand type combinations.

1. movl \$0xABCD, %ecx

Inm to Reg -> 4 bytes I'm to movery -> 1 Gylc

2. movb \$11, (%ebp)

Renser to Register byte

3. movb %ah,%dl

4. mov1 %eax, -12 (%esp) Restor to Men: 4 byte

5. movb (%ebx, %ecx, 2), %al Men: kored l'depo to Reg 1 byte

→ What combination is missing?

money to money, not possible in IA-32

### Instruction Oops!

→ What is wrong with each instruction below?

1. movl %bl, (%ebp)

Instruction + register Size don't match

2. mov1 %ebx, \$0xA1FF can't copy to immediate

3. movw &dx, &eax should be movs/movz -> sizes don't match

4. movb \$0x11, (&\(\frac{1}{2}\)\) memory address must be 32 6:7 resister

5. movw (%eax), (%ebx, %esi) 10 menory to menory in 14-37

6. movb &sh, &bl Sh not a real register!

## Instruction - LEAL

Load Effective Address & (double word - Lea L)


leal S,D D <-- &S 5 must be me many operand figure our address of 5, put in D

## LEAL vs. MOV

struct Point { int x; int y; } points[3];

int y = points[i].y;

points[1].y;



mov 4 (%ebx, %ecx, 8)

int \*py = &points[i].y; leal,4(%ebx,%ecx,8),%eax

Transported with leal

Same operanto sites us address Compute executive addr

## **LEAL Simple Math**

leal -3(%ebx), %eax

subl \$3, %ebx movl %ebx, %eax

→ Suppose register %eax holds x and %ecx holds y.

What value in terms of x and y is stored in %ebx for each instruction below?

Copyright © 2016-2022 Jim Skrentny

CS 354 (F22): L18 - 9

Remember Scale factor respections

#### Instructions - Arithmetic and Shift

One operand

## **Unary Operations**

### **Binary Operations**

Two operand

Given:	nem	CPU		
0x100 0x104 0x108	obas obas oblo		%eax %ecx %edx	•

→ What is the destination and result for each? (do each independently)

Subtract Course Gran destination 622

## **Shift Operations**

Ox2 shift

· move lits from left to right by & positions Oxoda 0-31  $6 = K C^{-3}$  K in layte resister, i.s. bit of register 1. ecs, anways in 1. Cl

. For took that ger division / multiplication by powers of 2

#### arithmetic shift



Copyright © 2016-2022 Jim Skrentny

## Instructions - CMP and TEST, Condition Codes

(cmp)

(TEST)

What?

+ Compare values arithrethain or losically

· and, sets condition codes (registers)

Why?

to enable relutional and logical operations in ASM

How?

CMP <u>S2, S1</u>

Subtract SZ from S1

CC <-- S1 - S2

Like Subtract, Sets Condition codes but doesn't change value

CMPb, CMPW, CMY &

TEST S2,S1

cc <-- s1 & s2 like AND, sets C.C.

test 6, testw, teste

What is done by test1 %eax, %eax
updates C.C. with drue

Condition Codes (CC)

ZF: zero flag it ZFZI, resultis 0

CF: carry flag it CF=1, result caused unsigned overflow

SF: sign flag it Stel, result is negative (2's component = MSBzl)

OF: overflow flag it OF=1, result caused over flow

it + plu6 + is regulite -> overflow (2's complement overflow)

- Plus - 18 positive

Copyright © 2016-2022 Jim Skrentny

#### Instructions - SET

#### What?

setge D

set a byte register to 1 if a condition is true, 0 if false specific condition is determined from CCs

How? D <-- ZF Set it equal D <-- ZF Set it equal

D <-- ZF Set it not equal sete D setne D D <-- SF Set it less ton O D it stan 6 larg is 1 sets D D <-- ~SF Sch 16 positive D it sign blag 18 0) setns D Die CFist **Unsigned** Comparisons: < below D <-- CF setb D setbe D D <-- ~CF & ~ZF > Wool seta D >= whose or equal D <-- ~CF setae D Signed (2's Complement) Comparisons set it less than D <-- SF ^ OF setl D D <-- (SF ^ OF) | ZF Set it less than or equal setle D D <-- ~ (SF ^ OF) & ~ZF Set it greater than setg D Set it growter than or equal

**Example:** a < b (assume int a is in <u>%eax</u>, int b is in %ebx)

D <-- ~ (SF ^ OF)

### **Instructions - Jumps**

What? Transfer program execution to another location

target: desired location of next instruction

Why? enables loyical Lorral flow (Scientin + repetition)

How? Unconditional Jump | Aways Jump to the target

indirect jump: Target is in register or menory

jmp \*Operand /ocipt/leax

JMP \*//.cax register value is torget address with target

imp \*(1/cax) reg value is monory address with target

direct jump: towart addr. is in the instruction

jmp Label %eip latel
jmp .Ul
.L1
.Ci

## How? Conditional Jumps

- ◆ JUMP it Condition is met (based on condition codes + instruction)
- · Cun only be direct jamps

```
both: je Label jne Label js Label jns Label unsigned: jb Label jbe Label ja Label jae Label signed: jl Label jle Label jg Label jge Label jge Label som meanings as set instructions.
```

Copyright © 2016-2022 Jim Skrentny

## **Encoding Targets**

What? fech nique used 64 direct jump 1964, for Specific larget

Absolute Encoding turges specified as specific 32-64 address

#### Problems?

- ◆ code is not compact target requires 32-6it.
- · code cannot be moved without changing target.

Solution? Use relative encoding

Tompet is specified as a distance from JUMP INSTRUCTION

(drumer (on be shored in)

1A-32: 1,2, 4 64les

Distance its calculated immediately after Jump historical

 $\rightarrow$  What is the distance (in hex) encoded in the jne instruction?

Assembly Code
cmpl %eax, %ecx

jne .L1
movl \$11, %eax
movl \$22, %edx

Address

Machine Code

75 ?? 70 x 0 y

0x\_B8
0x\_BA
0x\_BC
0x\_BE


→ If the jb instruction is 2 bytes in size and is at 0x08011357 and the target is at 0x8011340 then what is the distance (hex) encoded in the jb instruction?

0x06011340 - 0x06011359 ~ 20 ... 359 - rube Meanine Augustin offset - 340 - 0x19 P 1004 Instruction: LUMBER & SIZE

Copyright © 2016-2022 Jim Skrentny

### **Converting Loops**

→ Identify which C loop statement (for, while, do-while) corresponds to each goto code fragment below.



Copyright © 2016-2022 Jim Skrentny

On do-white form as shown