
outlineL16-w8TR-student

Monday, October 31, 2022 8:19 PM



CS 354 - Machine Organization & Programming Tuesday Oct 25th and Thursday Oct 27th,2022

Midterm Exam 2 - Thursday Nov 10th, 7:30 - 9:30 pm

- UW ID required
- #2 pencils required
- closed book, no notes, no electronic devices (e.g., calculators, phones, watches) see "Midterm Exam 2" on course site Assignments for topics

Homework hw3: DUE on or before Monday, Oct 24th Homework hw4: DUE on or before Monday, Nov 7th Project p3: DUE on or before Friday, Oct 28th Project p4A: DUE on or before Friday, Nov 4th Project p4B: DUE on or before Friday, Nov 11th

Last Week

Bad Locality Desi Caching: Basic Idea & Terms Basi Designing a Cache: Blocks Basi	hinking Addressing igning a Cache: Sets and Tags ic Cache Lines ic Cache Operation ic Cache Practice
---	--

This Week

Direct Mapped Caches - Restrictive Fully Associative Caches - Unrestrictive Set Associative Caches - Sweet! Replacement Policies	Writing to Caches Cache Performance Impact of Stride Memory Mountain		
Next Week: Assembly Language Instruction B&O Chapter 3 Intro 3.1 A Historical Perspective	s and Operands		

3.2 Program Encodings3.3 Data Formats3.4 Accessing Information

3.5 Arithmetic and Logical Control

3.6 Control

Copyright © 2016-2022 Jim Skrentny


Direct Mapped Caches - Restrictive

Direct Mapped Cache is a cache howing 5 sets with I like per Set where none blocks may to conactly one set

→ What is the address breakdown if blocks are 32 bytes and there are 1024 sets?


\$ 2 322 2 5 52 624 320

5 4 613 to 5-6135



 \rightarrow Is the cache operation fast O(1) or slow O(S) where S is the number of sets? FAST

to discount it tag matches t-6its



→ What happens when two different memory blocks map to the same set?

* Appropriate for larger lackes (L3)

Copyright © 2016-2022 Jim Skrentny

Fully Associative Caches - Unrestrictive


Fully Associative Cache is a cache howy one set with & likes when her blocks con

be yared he any line

→ What is the address breakdown if blocks are 32 bytes and there are 1024 sets?


18 1 50%

32-bit Address Breakdown



→ Is the cache operation fast O(1) or slow O(E) where E is the number of lines? \(\omega_{\omega} \omega_{\omega} \)

- Nove 7-625 to



→ What happens when two different memory blocks map to the same set? choose a since like + reduces constitis

* Appropriate for Small Cubes (UI)

Set Associative Caches - Sweet!

Set Associative Cache is a construction of the second of t	eakdown if blocks	32-bit Addre bit 31		.6 8	
t Pash O(i) set selection O(E) line matching	SET 0 (s bits) TAG (t bits) TAG		OF MEMORY (size B = 2 ^b , b bits)	
treduces contlict mixes	M TAG		2: BLOCK OF M		
E = 4 is E = 1 is Direct map cache * C = (S, E, B, m) Let C be cruthe size in byth	us in address		SET 1 M TAG TAG TAG TAG TAG TAG TAG TAG	LINE 1: BLOCK OF MEMORY LINE 2: BLOCK OF MEMORY LINE 3: BLOCK OF MEMORY LINE 3: BLOCK OF MEMORY LINE 1: BLOCK OF MEMORY LINE 1: BLOCK OF MEMORY LINE 2: BLOCK OF MEMORY LINE 3: BLOCK OF MEMORY	
→ How big is a cache give (~102M. 4.32 = 210 → What happens when E- to the same set? (ontion miss >			SET S-1 (size S = 2 ^b) M TAG TAG TAG TAG TAG	LINE 1: BLOCK OF MEMORY LINE 1: BLOCK OF MEMORY LINE 2: BLOCK OF MEMORY LINE 3: BLOCK OF MEMORY	

Copyright © 2016-2022 Jim Skrentny

Replacement Policies

Assume the following sequence of memory blocks

are fetched into the same set of a 4-way associative cache that is initially empty: b1, b2, b3, b1, b3, b4, b4, b7, b1, b8, b4, b9, b1, b9, b9, b2, b8, b1

1. Random Replacement

→ Which of the following four outcomes is possible after the sequence finishes? Assume the initial placement is random.

L0 L1 L2 L3 4256 1. b9 b1 b8 b2

NO; 2. b1 b2 -- b8 (are how note

Yest 3. b1 b4 b7 b3

4. b1 b2 b8 b1

2. Least Recently Used (LRU)

parintain LRU quote when the is used more to broom, LRU is at back of queues use Status bits to trace LRU

→ What is the outcome after the sequence finishes?

Assume the initial placement is in ascending line order (left to right below). L0 L1 L2 L3 61 62 63

now lunes 6

3. <u>Least Frequently Used</u> (LFU)

_ it the Choese rendently

muse been doubt of how often a line is used each line has a counter

-counser is zoved who live gets a new block

- country is tracemented when size is accessed

→ Which blocks will remain in the cache after the sequence finishes?

61 62 63 u

* Exploiting replacement policies to Impress posormance is HARD So programous don't

Copyright © 2016-2022 Jim Skrentny

1

11

14

Writing to a Cache

- * Reading data copies & luck of many was cache lucks
- * Writing data requires that these corres ove consistent

Write Hits

"MARINE MINI!

occur when writing to a block that is in this cache

Modale sing → When should a block be updated in lower memory levels?

1. Write Through: write this cache and udate low level immediately

- Aust want for low level to do unite

more bus tractic passing an write-through

+ Or bypuss cuche with a write butter

2. Write Back: nedate next lower level when changed like is cureted

LASER + Faster, no wen't

- must track it like it changed. add a divry bit = line has exhaused

Write Misses

occur when writing to a block that is not in the toche,

- → Should space be allocated in this cache for the block being changed?
 - -1. No Write Allocate: Write directly to resol level (bypassing this coche)
 - must wait for lover-level cuche, to do write
 - -2. Write Allocate: read buch who this cache, write to it
 - must whit to get floch from resot low triel
 - more but traffic, must block to lock from lower level

Typical Designs

- 1. Write Through paired with No write allocate-get date to resot lower level 2. Write Back paired with write allocate-Leep dates in current cache level "Set Jury 6.4"
- → Which best exploits locality?

2. also symmetric with read

Copyright © 2016-2022 Jim Skrentny

Cache Performance

```
hit rate $ of hits compared / # Nemory accesses, hisher 13 botter
Metrics
   hit time fine to determine a hit (shorter 2 better)
      2 sex selection + line Matching
   miss penalty, Additional time to process a miss (shorter = 6 other)
   hit rate better (lurger coulte state), more sportion locality per block
Larger Blocks (S and E unchanged)
   hit time about the same Cessestially)
   miss penalty Worke, longer to granter lunger blocks
   THEREFORE Block sizes are relatively small
More Sets (B and E unchanged)
   hit rate Butter, Jells with temporal locality
   hit time worse, set suchtion will be slower
   miss penalty 50006
   THEREFORE faster caches have fower seas i.e. (LI)
    Slower carbos (17) can be larger
More Lines E per Set (B and S unchanged)
   hit rate bester, more temporal locality, decreases conflict misses
   hit time line matching will take longer -> worse
   miss penalty Worse, note like Slows chaosing a victim block
   THEREFORE (asker caches have bener nines perset. ((1))
       Slower caches have more likes (L3)
Intel Quad Core i7 Cache (gen 7)
   all: 64 byte blocks, use pseudo LRU, write back
L1: 32KB, 4-way Instruction & 32KB 8-way Data, no write allocate 6 2 L1 Cache 2 L2: 256KB. 8-way write allocate
L2: 256KB, 8-way, write allocate
L3: 8MB, 16-way (2MB/Core shared), write allocate
```

CS 354 (F22): L16 - 7


Copyright © 2016-2022 Jim Skrentny

Impact of Stride

Stride Misses / of misses = min(1, (wordsize.k)/B). 100 R is struk lugth in words B is block size in bytes

Example:

→ Draw a diagram of the memory layout of the first two rows of a:



Assume: a is aligned with cache blocks

is too big to fit entirely into the cache

words are 4 bytes, block size is 16 bytes direct-mapped cache is initially empty, write allocate used

→ Indicate the order elements are accessed in the table below and mark H for hit or M for miss:

a[i][j]	j = 0	1	2	3	4	5	6	7
i = 0	1 M	2 M	3 H	YH	5 M	6 H	7H	84
1	914	10 H	NH	HS	12 W	H	H	Н

→ Now exchange the i and j loops mark the table again:

a[i][j]	j = 0	1	2	3	4	5	6	7
i = 0	(w							
1	2, M							
	2 M							

7. M3565 = nin(1, (4.87/16).100 100% miss rate = mih(1,2) . 100 11602 100%

Copyright © 2016-2022 Jim Skrentny

CS 354 (F22): L16 - 8

1300


Memory Mountain

Independent Variables

 stride - 1 to 16 double words step size used to scan through array y size - 2K to 64 MB arraysize

Dependent Variable

read throughput - 0 to 7000 MB/s



Computer Systems, A Programmer's Perspective Second Edition, Bryant and O'Hallaron

* Memory access speed is not characterized by a simple value It is a landscape that can be corrected through utilizing spatial + temporal locality.

Copyright © 2016-2022 Jim Skrentny