
## outlineL14-w7TR-student

Monday, October 31, 2022 6:41 PM



## CS 354 - Machine Organization & Programming Tuesday, Oct 18 and Thursday Oct 20, 2022

Print paper copies of this outline for best use.

Heap Practice Assignment is available [optional but very helpful]

**Project p3:** DUE on or before Friday Oct 28 **Homework 3:** DUE on or before Monday Oct 24

#### **Last Week**

Placement Policies (finish) Free Block - Too Large/Too Small Coalescing Free Blocks Free Block Footers	Explicit Free list Explicit Free List Improvements Heap Caveats Memory Hierarchy
	-

#### This Week

Locality & Caching Bad Locality Caching: Basic Idea & Terms Designing a Cache: Blocks Rethinking Addressing	Designing a Cache: Sets and Tags Basic Cache Lines Basic Cache Operation Basic Cache Practice
Next Week after Spring Break: Vary cache set size and Cache Writes B&O 6.4.3 Set Associative Caches 6.4.4 Fully Associative Caches 6.4.5 Issues with Writes 6.4.6 Anatomy of a Real Cache Hierarchy	

- p3 implement and test alloc (partA) and free (partB) by Monday and submit progress
- p3 implement coalesce by Wednesday and submit progress

6.4.7 Performance Impact of Cache Parameters

p3 - complete testing and debugging by Friday next week and complete final submission

## **Locality & Caching**

#### What?

temporal locality: When recently used monery is accessed by the near Enture spatial locality: When recently used menory is followed by accepting nearby monery locality is designed into Hardware, OS, and applications

#### Example

```
int sumArray(int a[], int size, int step) {
  int sum = 0;
  for (int i = 0; i < size; i += step)
    sum += a[i];
  return sum;
```

- → List the variables that clearly demonstrate temporal locality. Sun , J, Stes, Size
- → List the variables that clearly demonstrate spatial locality. array aci) it do see size is small

```
stride: Sace Size in words between sequential access
                     good season locality ~ 1 word/ stride leasth
```


\* The caching system uses localityto predict what the cpu will need in the near future.

```
How? Caching System anticipates I things:
 1. - Anta will be reused, some ma cache
 2. - nearby data will be used, some a black of data in cache
```

Programs with good localityrun faster since they work better Why? Brograms with good locality massimize theuse of data at TOP of mon hizarchy


Copyright © 2016-2022 Jim Skrentny

## **Bad Locality**



Key Questions for Determining Spatial Locality:

- 1. What does the memory layout look like for the data? 20 SAA & A Now-Agior and to
- 2. What is the stride of the code across the data? # 06 Columns > (not we conde would be better




Searching Algorithms:

```
linear search Arrow 3 Good States, array access is bad so bad surporal
                Bad Clatial + Back temporal
Linked- hist
  binary search gray - and sparied, same typeral to track progress
               (work) around)
```

Copyright © 2016-2022 Jim Skrentny

## Caching: Basic Idea & Terms

**Assume**: Memory is divided into 32 byte blocks and all blocks are already in main memory. Cache L1 has 4 locations to store blocks and L2 has 16 locations to store blocks.



50 l

l 51 l

52


53


Copyright © 2016-2022 Jim Skrentny

## Designing a Cache: Blocks

\* The bits of an address are used to both up it book containing them addr is in cache,

How many bytes in an address space?





How big is a block? # 6446/6166

Thus m is not bits in an addit

\* Cache blocks must be big enough to curture spatial (booking but small enough to whome laterly.

Let B be # bytes / black IA-32 is 72 bytes/black

$$B = 2^{b} = 32$$
  
 $b = \log_{2}B = 5$  6145

b bits: # of addr bits needed to cledernite which addr to the book word offset identified which word in block contains destred byte

byte offset identifies which byte within that word

What is the problem with using the most significant bits (left side) for the b bits? Can't utilize spatial locality

\* The remaining bits of an address encode the block number

Copyright © 2016-2022 Jim Skrentny


## **Rethinking Adressing**


- \* An address identifies which tyte in VAS to access
- \* An address is dividual this parts to access

# Memory Access in Caching System step 1. Identify which GLOCK in UAS

step 2. Identify which week in the black

step 3. Identify which byte in Word





Copyright © 2016-2022 Jim Skrentny

## Designing a Cache: Sets & Tags

- \* A cache must be searched it waskritted placement politics is used
  - → Problem? Slow O(N) where N 13 # locations I'm the cache Improvement? Limit where black can be stored

set: Of locations where black is uniquely married in cache


- \* The block number bits of an address 👊 divited 🚧 የፍተኝ
  - 1. Maps flock number to a set number, set number
  - 2. unitually industricy a particular block, tug

How many sets in the cache?

Let S be # suts in the cache

$$S = 2^{S} = 102V$$

s = log<sub>2</sub>S = 10 618



s bits: the fits of on add that identify which set the block maps to


- What is the problem with using the most significant bits (left side) for the s bits? LOSE SPATIAL LOCALITY
- → How many blocks map to each set for a 32-bit AS and a cache with 1024 sets? 8192 sets?

# blocks map to each set for a 32-bit AS and a cache with 1024 sets? 8192 sets?

# blocks = 
$$\frac{AS_1}{B}$$
 =  $\frac{2^{37}}{2^{37}}$  =  $2^{27}$ -log =  $2^{17}$  =  $2^{7}$  =  $2^{7}$  =  $2^{17}$  =  $2^{7}$  =  $2^{17}$  =  $2^{7}$ 

Since different blocks map to the same set how do we know which block is in a set?

t bits: the bits of adds that itelity the lacks



\* When a block is copied into a cache its f-bits are also spored as it's tag


Copyright © 2016-2022 Jim Skrentny

#### **Basic Cache Lines**

#### What? A line is

- · a location in cuche that stores one block of memory
- Convosed of storage for BLOCK bytes and Into needed for cache operations,
- \* In our basic cache each cache set has any live.

### **Basic Cache Diagram**



→ How do you know if a line in the cache is used or not? (se a states 6it (oalid 6it))


if 
$$V==0$$
 not velid lack line is  $V==1$  Valid line for current process

→ How big is a basic cache given S sets with blocks having B bytes?

Copyright © 2016-2022 Jim Skrentny

## **Basic Cache Operation**

#### Basic Cache Diagram




→ How big is this basic cache?

STB = (024 - 32= 32 Kz 32,768 64 kg)

#### How does a cache process a request for a word at a particular address?

- 1. <u>Set Selection</u> Startier Set, Contract the 5 6125 32-bit Address Breakdown bit 31 24 16
- 2. <u>Line Matching</u> extract to bits, compare 6-6its with stored tag



```
if no match or valid bit is 0

Calhe Miss!

feach from next low cache level

if match and valid bit is 1


Cache hit!

Per L1 cache Only - Must now evaluant block words, and thus bytes from the word
```

Copyright © 2016-2022 Jim Skrentny

## **Basic Cache Practice**

You are given the following 32-bit address breakdown used by a cache:





$$\rightarrow$$
 How big is this basic cache?  
 $(= 5.6 = 2^6.2^{13} = 2^{14} = 512 \text{ K}$ 

Assume the cache design above is given the following specific address: 
$$0 \times 0.7515E2B$$
, two his into binary  $\Rightarrow$  0 to 0 7 5 1 5 E 2 B

1000 oll old ood old life add lot 1 6 high

- → Which word in the block does the L1 cache access for the address? word 10 of block
- Which byte in the word does the address specify?

Assume address above maps to a set with its line having the following V status and tag.

→ Does the address above produce a hit or miss?

Copyright © 2016-2022 Jim Skrentny