

outlineL18-w9TR-student

Thursday, November 3, 2022 4:10 PM



outlineL18-w9TR-student

CS 354 - Machine Organization & Programming

Tuesday Nov 1 and Thursday Nov 3, 2022

Midterm Exam - Thurs Nov 10th, 7:30 - 9:30 pm

If your Lecture number is	and the first letter of your family name is ,	then, your assigned exam room is:
001	A-K	B130 Van Vleck
001	L-Z	B102 Van Vleck
002	A-R	B10 Ingraham
002	S-Z	19 Ingraham

- ♦ **UW ID and #2 required**
- ♦ **closed book, no notes, no electronic devices (e.g., calculators, phones, watches)**
see "Midterm Exam 2" on course site **Assignments for topics**

Homework hw4: DUE on or before Monday, Nov 7

Homework hw5: **will be** DUE on or before Monday, Nov 14

Project p4A: DUE on or before Friday, Nov 4th

Project p4B: DUE on or before Friday, Nov 11th

Last Week

Direct Mapped Caches - Restrictive Fully Associative Caches - Unrestrictive Set Associative Caches - Sweet! Replacement Policies Writing to Caches	Writing to Caches (cont) Cache Performance Impact of Stride Memory Mountain C, Assembly, & Machine Code
--	---

This Week

Low-level View of Data Registers Operand Specifiers & Practice L18-7 Instructions - MOV, PUSH, POP Operand/Instruction Caveats Instruction - LEAL	Instructions - Arithmetic and Shift Instructions - CMP and TEST, Condition Codes Instructions - SET & Jumps Encoding Targets & Converting Loops
Next Week: Stack Frames and Exam 2 B&O 3.7 Intro - 3.7.5, 3.8 Array Allocation and Access 3.9 Heterogeneous Data Structures	

C, Assembly, & Machine Code

<i>HLH</i> C Function	<i>mnenmon!</i> Assembly (AT&T)	<i>in the beginning...</i> Machine (hex)
<pre>int accum = 0; int sum(int x, int y) { int t = x + y; accum += t; return t; }</pre>	<pre>sum: pushl %ebp movl %esp, %ebp movl 12(%ebp), %eax addl 8(%ebp), %eax addl %eax, accum popl %ebp ret</pre>	<pre>55 89 e5 8b 45 0c 03 45 08 01 05 ?? ?? ?? ?? 5d c3</pre>

C

- High level language that enables more productive coding
- Helps us write code
- Can be compiled and run on different machines

→ What aspects of the machine does C hide from us?

*machine instructions
addressing modes
registers, conditional codes*

Assembly (ASM)

- *Human readable representation of machine code*

- Very machine dependent

→ What ISA (Instruction Set Architecture) are we studying? *IA-32*

→ What does assembly remove from C source?

- Comments, var names
- logical control structure → *if(), else, switch, loops*
- no structs, arrays, unions
- no data structures

→ Why Learn Assembly?

1. *to better understand the stack*
2. *Identify inefficiencies*
3. *Understand compiler optimizations*

Machine Code (MC) is

- *elementary CPU instructions in binary.*
- *the encodings that a particular machine understands*

→ How many bytes long is an IA-32 instructions? *1-15 bytes*

Low-Level View of Data

C's View

- Variables declared of a specific type
- types can be complex composites, arrays, structs, unions

Machine's View

mem is an array of bytes indexed by address, where each element is a byte

* Memory contains bits that do not distinguish instructions from data or pointers

→ How does a machine know what it's getting from memory?

- by how it's addressed INSTR FETCH vs OPERAND LOAD
- by the instruction itself

Assembly Data Formats

C	IA-32	Assembly Suffix	Size in bytes
* char	byte	b	1
short	word	w	2
* int	double word	d	4
long int	double word	l	4
* char*	double word	l	4
float	single precision	s	4
double	double prec	l	8 (quad word)
long double	extended prec	t	10 (typically 12)

* In IA-32 a word is actually 2 bytes

Registers

What? Registers

* Fastest memory/storage directly accessed by the ALU

* Can store 1, 2, or 4 bytes of data for addresses

General Registers

pre-named locations that store up to 32-bit values

Can use this as 32 bits if desired (overwrites w/ 16 registers)

	bit 31	16	15	high	8	7	low	0
%eax	accumulator				%ax	%ah	%al	
%ecx	count				%cx	%ch	%cl	
%edx	data				%dx	%dh	%dl	
%ebx	base				%bx	%bh	%bl	
%esi	source index				%si			
%edi	destination index				%di			
%esp	stack pointer				%sp			
%ebp	base pointer				%bp			

31 ————— 15 —————→ 0

—————→ 0

8 bits in each section, can access either easily

Program Counter

%eip

extended 32-bit instruction pointer

stores address of next instruction

Condition Code Registers

"C-Flags"

1-bit registers that store status of most recent ALU operation

recently executed

can be used for conditional branching

Operand Specifiers

What? Operand specifiers are

- S → source, specifies location to be used by instruction
- D → destination, where result is to be stored

Why? enables instr to specify constants, register & memory location

How? IA-32 has 3 kinds of operand specifiers

1.) **IMMEDIATE** specifies an operand value that's *a constant*
specifier *operand value* is value in the instruction, immediate in C's literal format
\$Imm *Imm* \$10 → 0x10

2.) **REGISTER** specifies an operand value that's *in a register*
specifier *operand value* R-register as arbitrary
 %E_a R[%E_a]

3.) **MEMORY** specifies an operand value that's
specifier **operand value** **effective address** **addressing mode name**
Imm M[EffAddr] Imm ABSOLUTE

(%E_a) M[EffAddr] R[%E_a] INDIRECT

Imm(%E_b) M[EffAddr] Imm+R[%E_b] BASE+Offset (displacement)

(%E_b, %E_i) M[EffAddr] R[%E_b] + R[%E_i] INDEXED

Imm(%E_b, %E_i) M[EffAddr] Imm+R[%E_b] + R[%E_i] INDEXED + offset

Imm(%E_b, %E_i, s) M[EffAddr] Imm+R[%E_b] + R[%E_i] * s SCALED INDEX

(%E_b, %E_i, s) M[EffAddr] R[%E_b] + R[%E_i] * s BASE + INDEX * SCALE + IMM

Imm(, %E_i, s) M[EffAddr] Imm+R[%E_i] * s without offset

(, %E_i, s) M[EffAddr] R[%E_i] * s without base register

without base + offset

(Imm) Immediate is the offset

E_b is base register, E_i is index register,

s is scale factor → 1, 2, 4, 8 bytes

Operands Practice

Given: *main memory*

Memory Addr	Value
0x100	0x <i>FF</i>
0x104	0x <i>AA</i>
0x108	0x <i>11</i>
0x10C	0x <i>22</i>
0x110	0x <i>33</i>

CPU

Register	Value
%eax	0x <i>104</i>
%ecx	0x <i>1</i>
%edx	0x <i>4</i>

→ What is the value being accessed? Also identify the type of operand, and for memory types name the addressing mode and determine the effective address.

Operand	Value	Type:Mode	Effective Address
1. (%eax)	0x <i>AA</i>	<i>Indirect</i>	0x <i>104</i> → we go to address 104
2. 0xF8(, %ecx, 8)			

<i>*</i> 3. %edx	0x <i>4</i>	<i>Register</i>	<i>N/A</i>
<i>*</i> 4. \$0x108	0x <i>108</i>	<i>Imm</i>	<i>N/A</i>

5. -4(%eax)

0x104 + 6 + 1x0.5

<i>*</i> 6. 4(<u>%eax</u> , %edx, 2)	<i>scaled Index</i>	<i>4 + %eax + %edx * 5</i>
<i>6</i> 0x <i>33</i>		<i>4 + 0x104 + (0x4 * 2)</i>
7. (%eax, %edx, 2)		<i>0x104 + 0x6 = 0x10C + 4 = 0x110</i>

8. 0x108

9. 259(%ecx, %edx)

Notes:

Imm → has \$

memory has parenthesis or a constant without dollar sign


register has % and no (\$)s

Copyright © 2016-2022 Jim Skrentny

CS 354 (F22): L18 - 6

Instructions - MOV, PUSH, POP

COPY



What? These are instructions to *copy data from source to destination*

Why? *enables into do move from register to/from memory and between registers*

How?

instruction class	operation	description	
MOV S, D <i>movb, movw, movl</i>	$D \leftarrow S$	move (copy) S to D	SAME SIZE REGISTERS
MOV ^S S, D <i>movsbw, movsbl, movswl</i>	$D \leftarrow \text{sign-extended } S$	move (copy) smaller register to larger	
MOV ^Z S, D	$D \leftarrow \text{zero-extend } S$		
<i>movzbl, movzbl, movzbl</i> pushl <u>S</u>	$R[\%esp] \leftarrow (R[\%esp] - 4)$ $M[R[\%esp]] \leftarrow S$	make room at top of stack copy SRC to top	
popl D	$D \leftarrow M[R[\%esp]]$ $R[\%esp] \leftarrow (R[\%esp] + 4)$	Copy from top of stack to D Shrink stack by 4	

*all push/pop
will be 4 bytes*

Practice with Data Formats

→ What data format suffix should replace the _ given the registers used?

- l 1. mov_ %eax, %esp
- l 2. push_ \$0xFF
- w 3. mov_ (%eax), %dx
- b 4. mov_ (%esp, %edx, 4), %dh
- b 5. mov_ 0x800AFFE7, %bl *← missing \$, moving value*
- w 6. mov_ %dx, (%eax)
- l 7. pop_ %edi

* Focus on register type operands since they can be 1, 2, or 4 bytes (3A-3Z)

Operand/Instruction Caveats

Missing Combination? *S, D*

→ Identify each source and destination operand type combinations.

1. `movl $0xABCD, %ecx`

Imm to Reg → 4 bytes

2. `movb $11, (%ebp)`

Imm to memory (address) → 1 byte

3. `movb %ah, %dl`

Register to Register 1 byte

4. `movl %eax, -12(%esp)`

Register to Mem: 4 byte

5. `movb (%ebx, %ecx, 2), %al`

Mem: scaled index to Reg 1 byte

→ What combination is missing?

memory to memory, not possible in IA-32

Instruction Oops!

→ What is wrong with each instruction below?

1. `movl %bl, (%ebp)`

instruction + register size don't match

2. `movl %ebx, $0xA1FF`

can't copy to immediate

3. `movw %dx, %eax`

should be movs/movz → sizes don't match

4. `movb $0x11, (%ax)`

memory address must be 32 bit register

5. `movw (%eax), (%ebx, %esi)`

no memory to memory in IA-32

6. `movb %sh, %bl`

%sh not a real register!

Instruction - LEAL

Load Effective Address L (double word - LEA L)


`leal S, D` `D <-- &S`

S must be memory operand

figure out address of S, put in D

LEAL vs. MOV

```
0 struct Point {
4   int x;
   int y;
} points[3];
```



`int y = points[i].y;`

`points[1].y;`

`mov 4(%ebx, %ecx, 8), %eax`

Scale factor

points

*i * 8*

`int *py = &points[i].y;`

translated with leal

`leal 4(%ebx, %ecx, 8), %eax`

same operands gives us address

compute effective addr

LEAL Simple Math

`leal -3(%ebx), %eax`

`subl $3, %ebx`

`movl %ebx, %eax`

→ Suppose register %eax holds x and %ecx holds y.

What value in terms of x and y is stored in %ebx for each instruction below?

1. `leal (%eax, %ecx, 8), %ebx` *%ebx ← x + (y * 8) = x + 8y*

2. `leal 12(%eax, %eax, 4), %ebx` *%ebx ← x * 4 + 12 = 4x + 12*

3. `leal 11(%ecx), %ebx` *%ebx ← y + 11*

4. `leal 9(%eax, %ecx, 4), %ebx` *%ebx ← x + y * 4 + 9*

Copyright © 2016-2022 Jim Skrentny

CS 354 (F22): L18 - 9

Remember scale factor restrictions

Instructions - Arithmetic and Shift

Unary Operations

INC D	D <-- D + 1	
DEC D	D <-- D - 1	multi' by -1
NEG D	D <-- -D	
NOT D	D <-- ~D	bitwise NOT → flip bits

Binary Operations

ADD S, D	D <-- D + S	
SUB S, D	D <-- D - S	subtract S from D
IMUL S, D	D <-- D * S	
XOR S, D	D <-- D ^ S	if one or other but not both → true (exclusive or)
OR S, D	D <-- D S	logical OR
AND S, D	D <-- D & S	logical AND

Given:	MEM	CPU
0x100	0x100	%eax 0x100
0x104	0x104	%ecx 0x1
0x108	0x108	%edx 0x2

→ What is the destination and result for each? (do each independently)

1. incl 4(%eax)

Effective Address → 0x104

2. addl %ecx, (%eax)

add source to destination

3. addl \$32, (%eax, %edx, 4)

+ 0x10

4. subl %edx, 0x104

Subtract source from destination

0x20 0x104

Shift Operations

- move bits from left to right by K positions
- 0 ≤ K ≤ 31 K in 1 byte register, i.e. bit of register %ecx, always in %cl
- For fast integer division/multiplication by powers of 2

logical shift

(zero fill shift)

<u>SHL</u> k, D	D <-- D << K
<u>SHR</u> k, D	D <-- D >> K

0110 << 1 → 1100
0110 >> 1 → 0011 (3)

arithmetic shift

<u>SAL</u> k, D	D <-- D << K
<u>SAR</u> k, D	D <-- D >> K

-2 << 1 → -4
1110 >> 1 → 1111
-2 >> 1 → -1

Instructions - CMP and TEST, Condition Codes

- (CMP) (TEST)
- What?
- ♦ Compare values arithmetically or logically
 - ♦ and, sets condition codes (registers)

Why?
to enable relational and logical operations in ASM

How?

`CMP S2, S1` `CC <-- S1 - S2` like Subtract, sets condition codes but doesn't change value
S D Subtract S2 from S1

`TEST S2, S1` `CC <-- S1 & S2` like AND, sets C.C. not values

Cmpb, cmpw, cmpq
testb, testw, testl

- What is done by `testl %eax, %eax`
updates C.C. with true

Condition Codes (CC)

ZF: zero flag if $ZF=1$, result is 0
CF: carry flag if $CF=1$, result caused unsigned overflow
SF: sign flag if $SF=1$, result is negative (2's complement = MSB=1)
OF: overflow flag if $OF=1$, result caused overflow
if + plus + is negative → overflow (2's complement overflow)
→ plus - is positive

Instructions - SET

What?

set a byte register to 1 if a condition is true, 0 if false
specific condition is determined from CCs

How?

sete D	D <-- ZF	Set it equal	Set D if ZF = 1
setne D	D <-- ~ZF	Set it not equal	D if ZF is 0
sets D	D <-- SF	Set it less than 0	D if sign flag is 1
setns D	D <-- ~SF	Set it positive	D if sign flag is 0

Unsigned Comparisons:

setb D	D <-- CF	< below	D if CF is 1
setbe D	D <-- CF ZF	<= below or equal	
seta D	D <-- ~CF & ~ZF	> above	
setae D	D <-- ~CF	>= above or equal	

Signed (2's Complement) Comparisons

setl D	D <-- SF ^ OF	Set it less than	
setle D	D <-- (SF ^ OF) ZF	Set it less than or equal	
setg D	D <-- ~(SF ^ OF) & ~ZF	Set it greater than	
setge D	D <-- ~(SF ^ OF)	Set it greater than or equal	

Example: a < b (assume int a is in %eax, int b is in %ebx)

1. cmpl ^b%ebx, ^a%eax _{SI-SI} compares a-b, sets condition codes

2. setl %cl Set D if previous result is less than

3. movzbl %cl, %ecx

move from %cl to %ecx with zero extend (copy it)

Instructions - Jumps

What? Transfer program execution to another location

target: desired location of next instruction

Why? enables logical control flow (selection + repetition)

How? **Unconditional Jump** Always jump to the target

indirect jump: Target is in register or memory

`jmp *Operand`
`jmp *%eax` register value is target address
`jmp *(%eax)` reg value is memory address with target

direct jump: target addr. is in the instruction

`jmp Label` `%eip` ← `label`
`jmp .L1`
`.L1`
`cfi`

How? Conditional Jumps

- ◆ Jump if condition is met (based on condition codes + instruction)
- ◆ Can only be direct jumps

→

both:	je Label	jne Label	js Label	jns Label
unsigned:	jb Label	jbe Label	ja Label	jae Label
signed:	jl Label	jle Label	jg Label	jge Label

→ some meanings as 'set' instructions.

Encoding Targets

What? technique used by direct jump inst. for specific target

Absolute Encoding target specified as specific 32-bit address

Problems?

- code is not compact - target requires 32-bit.
- code cannot be moved without changing target.

Solution? use **relative encoding**

Target is specified as a distance from jump instruction

(distance can be stored in)

IA-32: 1, 2, 4 bytes

Distance is calculated immediately after jump instruction

→ What is the distance (in hex) encoded in the jne instruction?

Assembly Code	Address	Machine Code
cmpl %eax, %ecx		
jne .L1	0x_B8	75 ?? 0x04
movl \$11, %eax	0x_BA	
movl \$22, %edx	0x_BC	
.L1:	0x_BE	

→ If the jb instruction is 2 bytes in size and is at 0x08011357 and the target is at 0x08011340 then what is the distance (hex) encoded in the jb instruction?

$$\begin{array}{r}
 0x08011340 \\
 - 0x08011359 \\
 \hline
 \dots 359 \\
 - 340 \\
 \hline
 019
 \end{array}$$

→ make negative → **-0x19** ← negative offset

next instruction: current + size
: 0x8011359

Converting Loops

→ Identify which C loop statement (for, while, do-while) corresponds to each goto code fragment below.

label
loop1: *(Do-while loop)*
loop_body
→ t = loop_condition
if (t) goto loop1:

do {
body

} while (cond.);

① loop_init
② t = loop_condition
if (!t) goto done:
loop3:
③ loop_body
④ loop_update
t = loop_condition
if (t) goto loop3
done:

for (loop_init; cond; update) {
body

}

Most compilers (gcc included) take loop assembly code
on do-while form as shown

WHILE
true
t = loop_condition *(cond.)*
if (!t) goto done: *↓ false*
loop2:
loop_body
t = loop_condition *cond.*
if (t) goto loop2
done:
while (loop) {
body
update cond
}