# Debugging of application software based on KPN on heterogeneous multi / many-core processors



Yukoh Matsumoto, Ph.D. President & CEO, Architect

**TOPS Systems Corp.** 




## Agenda

- Porting Application onto Heterogeneous Manycore
- Case Study: Real-Time Ray Tracing, 800TFLOPS on Desk Top Machine
- Architecture & Algorithm Co-Design
- Deep Performance Analysis
- Software Partitioning into Kahn Process Network
- System Performance Modeling
- System Performance Simulation
- Debugging Issues and Challenges
- Working on Better Solutions
- Conclusions



## Parallel Processing Goal









## Our Multi-/Many-core SW Development Flow

**Sequential to Distributed Processing** 





## Programming Model based on KPN





## **Experiences: Sequential to Distributed Processing**

Computer Vision

```
> SIFT ; 10 cores, 4 cores, 8 cores
```

Haar-Like ; 4 cores

> SVM ; 4 cores

Computer Graphics

> Ray Tracing ; 73 cores

■ Codec

> H.264 Decoder ; 10 cores

> JPEG Decoder ; 10 cores

Wireless Communication

> 802.11b MAC and Baseband : 4 cores



Case Study: TOPSTREAM™ RTRT

Master N

Memory

·HDD

RTMC

Chip

Intel CPU: 100k Chips

TOPSTREAM: 9 Chips

NVIDIA GPU: 20k~30k Chips

**Ultra-Accurate Real-Time Ray Tracing** 

- ✓ Color Model with 35 bands.
- ✓ Rendering on Free Surface (Bezier)
- √ HD (1920 x 1080 pixels) @ 30frame/s

#### **Performance Requirement**

≒800 TFLOPS / system; 88TFLOPS / chip

#### LSI Design (Estimated)

Technology: TSMC 45nm

Clock Frequency: 750 MHz

Chip Size: 17mm × 17mm;


Logic: 267.7MGate

Memory: 23Mbit






(Image Generated by Visual Simulation)



(Desk Top Machine)

- $-60 \text{cm} \times 60 \text{cm} \times 20 \text{cm} = 7,200 \text{cm}^3$
- Power Consumption: 1000W(max)



(A Cluster includes 9 Heterogeneous Core)

**※Joint R&D with TOYOTA Moror & NIHON UNISYS** 

Heterogeneous Many Core: 0.88TFLOPS/W


## Heterogeneous Multi-Core drives Computer Graphics Paradigm Shift


#### Synthesis

- ◆ Animations, movies, video games
- Algorithms : Polygon based Ray Tracing
- ◆ Computer Performance Requirement : ~ 1TFLOPS



- Replace prototypes and samples
- ◆ Industrial Design & Showrooms
  - > Automotives, Buildings, Houses, etc.
- Algorithms: Natural Surface based Ray Tracing, Photon Mapping
- ◆ Computer Performance Requirement : 100's TFLOPS ~



















## Architecture-Algorithm Co-Design for Application Domain Specific Computing





## Architecture & Algorithm Co-Design Optimizations go Bidirectional





## **System Level Architecture**

Task-A

Task-B

Task-C

#### Distributed Processing with KPN

- Non-Shared Memory Processes
- Zero-Overhead Message Passing Mechanism
   (ZOMP)

#### Combination of Parallelisms

- Distributed Parallel Processing (Task, Pipeline)
- Data Parallelism (High-Level, Instruction Level)

Task Parallel

### Stream Processing (Core)

- Kernel
- Stream-In (Read Message)
- Stream-Out (Write Message)

### Optimization of Core

- Support Stream Processing : background Stream
- Complex Inst : Reduction of Kernel cycle
- FIFO support mechanism
  - Reduction of energy for instruction / data supply

Task-D **Combination of Data & Task Parallel** time Core can keep Stream Stream Stream **Processing of** IN Kernel Kernel Kernel Kernel Kernel Stream Stream OUT

Kahn Process Network

**Local Memory** 

**Local Memory** 

Combination of Parallelisms, Stream Processing, and ASIP



**Data Parallel** 

Data Parallel (SIMD)

## Basic concept of stream processing: "Maximize processor efficiency"

Conventional processing

Mixed (Processing / Load / Store)

Stream processing (on a conventional processor)

Stream | Stream | Stream | Stream | OUT | N | Kernel | OUT | OUT




## Real-Time Ray Tracing

Performance Analysis Result Examples

- Performance Requirement Analysis
  - Performance / Frame
  - Performance / Area
  - Performance / Ray
  - Performance / Ray Type
  - Performance / Function
    - Computation / Function
    - Memmory Access / Function

- · · · · ·	Processing Time		Operations (Count)				Memory Access (Count)				
Functional Block	ticks	%	Integer	FP	Branch	Transfer	Others	Load	%	Store	*
Ray Generation	4010	2.5%	2858	5118	1966	8383	1.291666	1535	3.1%	2121	4.49
			15.6%	27.9%	10.7%	45.7%	0.0%				
Space Check	3757	2 AV	938	843	795	487	0	1715	3 5%	1811	3.79
			30.6%	27.5%	20.00	15.9%	0.0%				
Voxel Traverse	35543	22.5%	14910	15780	8076	3952	U	16754	34.4%	24698	50.79
			34.9%	36.9%	18.9%	9 %	0%				
Bbox Checl	21427	13.6%	4983	9500	6281	10203	9	13286	27.3%	13356	27.49
			16.1%	30.7%	20.3%	32.9%	0.0%				
Surf Intersect	95403	54.2%	5253	9778	6156	10353	0	838	1./76	1162	2.4
			16.6%	31.0%	19.5%	32.9%	0.0%				
Poly Intersect	997	0.6%	496	354	726	27	0	583	1.2%	813	1.7
			38.1%	27.2%	32.1	2.0%	0.0%				
Trim Rough	1284	0.8%	37	169	59	193	0	118	0.2%	180	0.4
			8.1%	36.9%	12.9%	42.1%	0.0%				
Trim Check	2582	1.6%	613	706	575	546	0	846	1.7%	1162	2.4
			25.1%	28.9%	23.6%	22.4%	0.0%				
Depth Test	358	0.2%	144	114	118	32	0	310	0.7%	494	1.0
			35.3%	27.9%	28.9%	7.9%	0				
Haikei Intersect	283	0.2%	410	354	330	211	0	268	0.5%	394	0.8
			31.4%	27.1%	25.3%	16.2%	0				
Create Node	2070	1.3%	1241	1102	899	360	0.625	629	1.3%	919	1.5
			34.4%	30.6%	25.0%	10.0%	0.0%				
			31883	43817	25681	34777	2	36890		47110	
Total	15//14	100.0%									



#### Area Based Processing

Load distribution by Ray types

	Ray Type	Counts	Average[s]	Peak [s]	ratio
	All Ray type	3621990	0.0002510	0.941605	3751
	Primary Ray	1399163	0.0004463	0.94160	2110
	Reflective Ray	558323	0.0002523	0.388640	1541
	Permeable Ray	160701	0.0002167	0.344437	1590
	Shadow Ray	1479873	0.0000720	0.740380	10279

- Memory Allocation
  - Memory Hierarchy
- Processing unit

**TOPS** 

Special Instruction

Clasting point to Fix Pain


Big Challenge was Dynamic Huge Load Changes (max. 3751 x

## Partitioning and KPN model for Ray Tracing

Rendering on Intersect with Color and Lighting




Based on processing flow : Functional partitioning



Two Levels of Functional Verification

1<sup>st</sup> Level : Each Process 2<sup>nd</sup> Level : Whole KPN




Kahn Process Network (KPN) model for Ray Tracing

Equivalency Test with a number of Input / Output Data Set

**Debugging of Multicore is crazy!** 

11 cores





## Human's nature is

- For typical engineers,
  - > can follow "a single instruction stream" for debugging
  - > make mistakes with "Two instruction stream"
  - No way with "Three instruction stream"



**Key for Multicore Debugging** 

Extract "One Stream" of information, and concentrate on it.



Provide tools to be able to concentrate on debugging




## Debugging of application with KPN model








Something wrong on Filter Function








## **MPArchitect provides several tools**




## Performance Considerations Real-Time Ray Tracing






## Performance Simulation

Architecture Simulation Model & Accuracy






## Hardware and Software Modeling Flow





## **Performance Simulation Results**



- 2 X Improvement of Performance by
  - Optimizing FIFO depth by SW
  - Changing priority for critical loop control; Ray Generation
  - Extending Application Specific Instructions


Figured out where to improve performance




## **Performance Simulation**


Simulation results (Cycles/Area)


#### Area based processing





### Better Load balancing : max. 3751 x ⇒ max. 9 x






**Average core utilization: 35%** 



## **Fast Verification Environment**

- Software Verification
  - TS-ISIM : Multicore ISS @ 17MIPS
  - Virtual COM port
- System Verification
  - Standard Methodology : OVM
  - RTL Simulator : Questa
    - Test Bench : Virtual System
  - Hardware Emulator : Veloce
    - A. Stand Alone: Core Level HW/SW Co-Verification
    - B. Virtual System: Multicore System
      - Veloce (Emulator) connection to WS through TBX




TS-ISIM (in house tool)

Supported by













## ISS vs. RTL Comparison at Instruction Level

- Objective
  - Speed-up Debugging of Applications at System Level



### Challenges to provide tool sets for KPN programming



Goal: Exploration of best SW and best HW architecture

**TOPS** 



### Thank you for your attention!



