```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity function_unit is
    Port ( A : in STD_LOGIC_VECTOR (15 downto 0);
           B : in STD_LOGIC_VECTOR (15 downto 0);
           S : in STD_LOGIC_VECTOR (4 downto 0);
           F : out STD_LOGIC_VECTOR (15 downto 0);
           V : out STD LOGIC;
           C : out STD_LOGIC;
N : out STD_LOGIC;
           Z : out STD LOGIC);
end function_unit;
architecture Behavioral of function_unit is
--components
        - - ΔΙΙΙ
        COMPONENT ALU
        PORT(
                         A : in STD LOGIC VECTOR (15 downto 0);
                         B : in STD_LOGIC_VECTOR (15 downto 0);
                         S : in STD_LOGIC_VECTOR (2 downto 0);
                         Cin : in STD LOGIC;
                         G : out STD_LOGIC_VECTOR (15 downto 0);
                         Cout : out STD_LOGIC
        END COMPONENT;
        --shifter
        COMPONENT shifter
        PORT(
                         B : in STD_LOGIC_VECTOR (15 downto 0);
                         H : out STD_LOGIC_VECTOR (15 downto 0);
                         S : in STD_LOGIC_VECTOR (1 downto 0);
                         In_r : in STD_LOGIC;
                         In_l : in STD_LOGIC
                         Out r : out STD LOGIC;
                                                           --not neededfor this part of the assignment
                         Out_l : out STD_LOGIC
                         );
        END COMPONENT;
        --overflow detect
        COMPONENT overflow
        PORT(
                         A : in STD_LOGIC;
                         B : in STD_LOGIC;
                         S : in STD_LOGIC;
                         Z : out STD_LOGIC
                         );
        END COMPONENT;
        --2 to 1 multiplexer
        COMPONENT mux_2_1_16bit
        PORT(
                         In0 : in std_logic_vector(15 downto 0);
In1 : in std_logic_vector(15 downto 0);
                         S : in std_logic;
                         Z : out std_logic_vector(15 downto 0)
                         );
        END COMPONENT;
--signals
signal ALU_out, shifter_out : STD_LOGIC_VECTOR (15 downto 0);
begin
--port maps
        --ALU
        ALU0: ALU PORT MAP(
                                 A \Rightarrow A
                                 B => B,
                                 S \Rightarrow S(3 \text{ downto } 1),
                                 Cin \Rightarrow S(0),
                                 G => ALU_out,
                                 Cout => C
        );
        --shifter
```

```
shifter0: shifter PORT MAP(
                                                                                                                                             B => B,
                                                                                                                                            H => shifter_out,
                                                                                                                                            In_r => '0',
In_l => '0',
                                                                                                                                             S => S(3 downto 2)
                                                                                                                                                                                                                                                        --not needed for this part of the asssignment
                                                                                                                                             Out_r => C,
                                                                                                                                             Out_l => C
                                  );
                                   --2 to 1 multiplexer for output select
                                   mux0: mux_2_1_16bit PORT MAP(
                                                                                                                                            In0 => ALU_out,
                                                                                                                                            In1 => shifter_out,
                                                                                                                                             S \Rightarrow S(4),
                                                                                                                                             Z => F
                                  );
                                    --overflow flag
                                  overflow0: overflow PORT MAP(
                                                                                                                                             A => A(15),
                                                                                                                                             B => B(15),
                                                                                                                                             S => ALU_out(15),
                                                                                                                                             Z => V
                                  );
                                    --negative flag
                                  N <= ALU_out(15);</pre>
                                   --zero flag
                                  Z \le not (ALU_out(0) \text{ or } ALU_out(1) \text{ or } ALU_out(2) \text{ or } ALU_out(3) \text{ or } ALU_out(4) \text{ or } ALU_out(5) \text{ or } ALU_out(6) \text{ or } AL
ALU_out(7) or
                                  ALU_out(8) or ALU_out(9) or ALU_out(10) or ALU_out(11) or ALU_out(12) or ALU_out(13) or ALU_out(14) or
ALU_out(15)) after 1 ns;
end Behavioral;
```