```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity decoder_4_to_16 is
     Port ( A : in STD_LOGIC_VECTOR (3 downto 0);
              Q0, Q1, Q2, Q3, Q4, Q5, Q6, Q7 : out STD_LOGIC;
              Q8, Q9, Q10, Q11, Q12, Q13, Q14, Q15 : out STD_LOGIC);
end decoder_4_to_16;
architecture Behavioral of decoder 4 to 16 is
begin
          Q0 \leftarrow ((\text{not }A(3)) \text{ and } (\text{not }A(2)) \text{ and } (\text{not }A(1)) \text{ and } (\text{not }A(0))) \text{ after } 1 \text{ ns};
          Q1 \leftarrow ((not A(3)) and (not A(2)) and (not A(1)) and A(0)) after 1 ns;
          Q2 \leftarrow ((not A(3)) and (not A(2)) and A(1) and (not A(0))) after 1 ns;
          Q3 \leftarrow ((\text{not } A(3)) \text{ and } (\text{not } A(2)) \text{ and } A(1) \text{ and } A(0)) \text{ after } 1 \text{ ns};
          Q4 <= ((not A(3)) and A(2) and (not A(1)) and (not A(0))) after 1 ns;
          Q5 \leftarrow ((not A(3)) and A(2) and (not A(1)) and A(0)) after 1 ns;
          Q6 \leftarrow ((not A(3)) and A(2) and A(1) and (not A(0))) after 1 ns;
          Q7 \leftarrow ((\text{not } A(3)) \text{ and } A(2) \text{ and } A(1) \text{ and } A(0)) \text{ after } 1 \text{ ns};
          Q8 <= (A(3) and (not A(2)) and (not A(1)) and (not A(\theta))) after 1 ns;
          Q9 \leftarrow (A(3) \text{ and (not } A(2)) \text{ and (not } A(1)) \text{ and } A(0)) \text{ after } 1 \text{ ns};
          Q10 \leftarrow (A(3) \text{ and } (\text{not } A(2)) \text{ and } A(1) \text{ and } (\text{not } A(0))) \text{ after } 1 \text{ ns};
          Q11 \leftarrow (A(3) and (not A(2)) and A(1) and A(0)) after 1 ns;
          Q12 <= (A(3) and A(2) and (not A(1)) and (not A(0)) after 1 ns;
          Q13 \leftarrow (A(3) and A(2) and (not A(1)) and A(0)) after 1 ns;
          Q14 \leftarrow (A(3) and A(2) and A(1) and (not A(0))) after 1 ns;
          Q15 \leftarrow (A(3) and A(2) and A(1) and A(0)) after 1 ns;
```

end Behavioral;