```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
entity datapath is
    Port ( control : in STD_LOGIC_VECTOR(16 downto 0);
           clk : in STD LOGIC;
           const_in : in STD_LOGIC_VECTOR (15 downto 0);
           data_in : in STD_LOGIC_VECTOR (15 downto 0);
           V : out STD LOGIC;
           C : out STD_LOGIC;
N : out STD_LOGIC;
           Z : out STD LOGIC;
           address_out : out STD_LOGIC_VECTOR (15 downto 0);
           data_out : out STD_LOGIC_VECTOR (15 downto 0));
end datapath;
architecture Behavioral of datapath is
--components
        --function unit
        COMPONENT function_unit
        PORT (
                         A : in STD_LOGIC_VECTOR (15 downto 0);
                         B : in STD LOGIC VECTOR (15 downto 0);
                        S : in STD_LOGIC_VECTOR (4 downto 0);
F : out STD_LOGIC_VECTOR (15 downto 0);
                         V : out STD_LOGIC;
                        C : out STD_LOGIC;
N : out STD_LOGIC;
                         Z : out STD_LOGIC
                         );
        END COMPONENT;
        --register file
        COMPONENT register_file
        PORT (
                         load : in STD_LOGIC;
                         Clk : in STD LOGIC;
                         dest_sel : in STD_LOGIC_VECTOR (2 downto 0);
                         a_sel : in STD_LOGIC_VECTOR (2 downto 0);
                         b_sel : in STD_LOGIC_VECTOR (2 downto 0);
                         data : in STD_LOGIC_VECTOR (15 downto 0);
                         a_out : out STD_LOGIC_VECTOR (15 downto 0);
                         b_out : out STD_LOGIC_VECTOR (15 downto 0)
                         );
        END COMPONENT;
        --2 to 1 multiplexer (16bit)
        COMPONENT mux_2_1_16bit
        PORT (
                         In0 : in std_logic_vector(15 downto 0);
                         In1 : in std_logic_vector(15 downto 0);
                         S : in std_logic;
                         Z : out std_logic_vector(15 downto 0)
                         );
        END COMPONENT;
--signals
signal data_mux_out, a_data_out, b_data_out, b_mux_out, function_unit_out : STD_LOGIC_VECTOR (15 downto 0);
signal load, MD_sel, MB_sel : STD_LOGIC;
signal FS_in : STD_LOGIC_VECTOR(4 downto 0);
signal A_sel, B_sel, dest_sel : STD_LOGIC_VECTOR(2 downto 0);
beain
--port maps
        --register file
        register_file0: register_file PORT MAP(
                                 load => load,
                                 Clk => clk,
                                 dest_sel => dest_sel,
                                 a_sel => A_sel,
                                 b_sel => B_sel,
                                 data => data_mux_out,
                                 a_out => a_data_out,
                                 b_out => b_data_out
        );
        --function unit
```

```
function_unit0: function_unit PORT MAP(
                         A => a_data_out,
                         B => b_mux_out,
                         S => FS_in,
                         F => function_unit_out,
                         V => V,
                         C => C,
                         N \Rightarrow N,
                         Z => Z
);
--2 to 1 multiplexer for B/constant select
mux0: mux_2_1_16bit PORT MAP(
                         In0 => b_data_out,
                         In1 => const_in,
                         S => MB sel,
                         Z => b_mux_out
);
--2 to 1 multiplexer for data source select
mux1: mux_2_1_16bit PORT MAP(
                         In0 => function_unit_out,
                         In1 => data_in,
                         S => MD_sel,
                         Z => data_mux_out
--control word mappings
load <= control(0);</pre>
MD sel <= control(1);</pre>
FS_in <= control(6 downto 2);
MB_sel <= control(7);</pre>
B_sel <= control(10 downto 8);</pre>
A_Sel <= control(13 downto 11);
dest_sel <= control(16 downto 14);</pre>
address_out <= a_data_out;
data_out <= b_data_out;</pre>
```

end Behavioral;