```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY zero_fill_tb IS
END zero_fill_tb;
ARCHITECTURE behavior OF zero_fill_tb IS
    -- Component Declaration for the Unit Under Test (UUT)
    COMPONENT zero_fill
         input : IN std_logic_vector(2 downto 0);
output : OUT std_logic_vector(15 downto 0)
    END COMPONENT;
   --Inputs
  signal input : std_logic_vector(2 downto 0) := (others => '0');
  signal output : std_logic_vector(15 downto 0);
BEGIN
  -- Instantiate the Unit Under Test (UUT) uut: zero\_fill PORT MAP (
         input => input,
         output => output
        );
   -- Stimulus process
  stim_proc: process
  begin
      -- hold reset state for 100 ns.
      wait for 100 ns;
                 input <= "110";
     wait;
  end process;
END;
```