```
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY reg_16_tb IS
END reg_16_tb;
ARCHITECTURE behavior OF reg_16_tb IS
    -- Component Declaration for the Unit Under Test (UUT)
   COMPONENT reg_16
    PORT(
        D : IN std_logic_vector(15 downto 0); load : IN std_logic;
         Clk : IN std_logic;
        Q : OUT std_logic_vector(15 downto 0)
       );
   END COMPONENT;
   --Inputs
   signal D : std_logic_vector(15 downto 0) := (others => '0');
   signal load : std logic := '0';
   signal Clk : std_logic := '0';
  signal Q : std_logic_vector(15 downto 0);
   -- Clock period definitions
  constant Clk_period : time := 10 ns;
BEGIN
        -- Instantiate the Unit Under Test (UUT)
  uut: reg_16 PORT MAP (
          D \Rightarrow D,
          load => load,
          Clk => Clk,
         Q => Q
       );
   -- Clock process definitions
  Clk_process :process
  begin
                Clk <= '0';
                wait for Clk_period/2;
                Clk <= '1';
                wait for Clk_period/2;
  end process;
   -- Stimulus process
   stim_proc: process
   begin
      -- hold reset state for 100 ns.
     wait for 100 ns:
                load <= '1';
                D <= "000000000000000000";
     wait for Clk_period*10;
                D <= "111111111111111";
     wait for Clk_period*10;
                D <= "1010101010101010";
                wait for CLk_period*10;
                load <= '0';
                D <= "0000000000000000";
     wait for Clk_period*10;
                D <= "111111111111111";
```