```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity decoder_3_8 is
    Port ( A0 : in STD_LOGIC;
A1 : in STD_LOGIC;
              A2 : in STD_LOGIC;
Q0 : out STD_LOGIC;
              Q1 : out STD_LOGIC;
              Q2 : out STD_LOGIC;
Q3 : out STD_LOGIC;
              Q4 : out STD LOGIC;
              Q5 : out STD_LOGIC;
Q6 : out STD_LOGIC;
              Q7 : out STD_LOGIC);
end decoder_3_8;
architecture Behavioral of decoder_3_8 is
Q0 \leftarrow ((\text{not A0}) \text{ and (not A1)}) and (not A2)) after 5 ns;
Q1 \le ((not A0) and (not A1) and A2) after 5 ns;
Q2<=((not A0) and A1 and (not A2)) after 5 ns;
Q3<=((not A0) and A1 and A2) after 5 ns;
Q4<=(A0 and (not A1) and (not A2)) after 5 ns;
Q5 \le (A0 \text{ and (not A1) and A2) after 5 ns};
Q6<=(A0 and A1 and (not A2)) after 5 ns;
Q7<=(A0 and A1 and A2) after 5 ns;
end Behavioral;
```