```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity logic_circuit is
    Port (S: in STD_LOGIC_VECTOR (1 downto 0);
            A : in STD_LOGIC_VECTOR (15 downto 0);
            B : in STD_LOGIC_VECTOR (15 downto 0);
            G : out STD_LOGIC_VECTOR (15 downto 0));
end logic_circuit;
architecture Behavioral of logic_circuit is
--components
         --logic cell
         COMPONENT logic_cell
         PORT(
                           S : in STD_LOGIC_VECTOR (1 downto 0);
                           A, B : in STD_LOGIC;
                           G : out STD_LOGIC
                           );
         END COMPONENT;
begin
--port maps
         --cell 0
         cell00: logic_cell PORT MAP(
                                    A => A(0),
                                    B \Rightarrow B(0),
                                    G \Rightarrow G(0)
         );
         --cell 1
         cell01: logic_cell PORT MAP(
                                    S => S,
                                    A \Rightarrow A(1),
                                    B \Rightarrow B(1),
                                    G \Rightarrow G(1)
         );
         --cell 2
         cell02: logic_cell PORT MAP(
                                    S => S,
                                    A \Rightarrow A(2),
                                    B => B(2),
                                    G \Rightarrow G(2)
        );
         --cell 3
         cell03: logic_cell PORT MAP(
                                    S => S,
                                    A \Rightarrow A(3),
                                    B => B(3),
                                    G \Rightarrow G(3)
         );
         --cell 4
         cell04: logic_cell PORT MAP(
                                    S => S,
                                    A \Rightarrow A(4),
                                    B \Rightarrow B(4),
                                    G \Rightarrow G(4)
         );
         --cell 5
         cell05: logic_cell PORT MAP(
                                    S => S,
                                    A \Rightarrow A(5),
                                    B \Rightarrow B(5),
                                    G \Rightarrow G(5)
        );
         --cell 6
         cell06: logic_cell PORT MAP(
                                    S => S,
                                    A \Rightarrow A(6),
                                    B => B(6),
                                    G \Rightarrow G(6)
```

```
);
--cell 7
cell07: logic_cell PORT MAP(
                            S => S,
                            A \Rightarrow A(7),
                            B => B(7),
                            G \Rightarrow G(7)
);
--cell 8
cell08: logic_cell PORT MAP(
                            S => S,
                            A \Rightarrow A(8),
                            B \Rightarrow B(8),
                            G \Rightarrow G(8)
);
--cell 9
cell09: logic_cell PORT MAP(
                            S => S,
                            A \Rightarrow A(9),
                            B \Rightarrow B(9),
                            G \Rightarrow G(9)
);
--cell 10
cell10: logic_cell PORT MAP(
                            S => S,
                            A \Rightarrow A(10),
                            B => B(10),
                            G \Rightarrow G(10)
);
--cell 11
cell11: logic_cell PORT MAP(
                            A => A(11),
                            B => B(11),
                            G \Rightarrow G(11)
);
--cell 12
cell12: logic_cell PORT MAP(
                            S => S,
                            A \Rightarrow A(12),
                            B => B(12),
                            G \Rightarrow G(12)
);
--cell 13
cell13: logic_cell PORT MAP(
                            S => S,
                            A \Rightarrow A(13),
                            B => B(13),
                            G \Rightarrow G(13)
);
--cell 14
cell14: logic_cell PORT MAP(
                            S => S,
                            A => A(14),
                            B => B(14),
                            G => G(14)
);
--cell 15
cell15: logic_cell PORT MAP(
                            S => S,
                            A \Rightarrow A(15),
                            B => B(15),
                            G => G(15)
);
```

end Behavioral;