

### **About this document**

#### Scope and purpose

This document is an addendum to the TC38x Product Data Sheet and User's Manual, listing all planned product variants, key parameters such as memory size and optional features.

The User's Manual lists functions implemented on the Silicon, but this document counts functions that are pinning dependent; i.e. functions are counted that are connected to at least one package pin. As pins are overlaid with several functions the pinning needs to be checked (see Product Data Sheet) to determine the number of usable functions in an application.

#### **Naming conventions**

#### Prefix:

- SAK: T<sub>ambient</sub> Temperature Range from -40 °C up to +125 °C.
- SAL: T<sub>ambient</sub> Temperature Range from -40 °C up to +150 °C (packaged device).

#### Feature Package:

- P: Standard feature.
- E: Emulation device with all features of the emulated standard type, additionally full MCDS, overlay functionality for calibration, AGBT as trace interface for development (depending on the package).
- C,V,Z: Customer Specific.
- A: ADAS ext. Memory.
- T: ADAS + emulation.
- X: Extended Feature device. These products contain the extended memory (EMEM) of the ADAS subsystem. The ADAS peripherals SPU and RIF are not available.
- M: MotionWise software.
- F: Extended Flash.
- G: Additional Connectivity.
- H: ADAS Standard feature.
- N: Standard feature with AMU.

# **AURIX**<sup>™</sup> TC38x variants



# Table of contents

### **Table of contents**

	About this document	1
	Table of contents	2
1	TC38x AE step variants	3
1.1	TC38x AE step (part 1)	
1.2	TC38x AE step (part 2)	6
2	TC38x AD step variants	
2.1	TC38x AD step (part 1)	
2.2	TC38x AD step (part 2)	12
3	Memory maps of TC38x variants	15
	Revision history	17
	Disclaimer	1.9



#### 1 TC38x AE step variants

# 1 TC38x AE step variants

The following tables list the TC38x AE step variants.

### 1.1 TC38x AE step (part 1)

A table listing the TC38x AE step variants.

Table 1	TC38x_AE step (part 1)

SAK- TC389QP-160 F300S	SAK- TC387QP-160 F300S	SAK- TC387TP-128 F300S	SAK- TC387QN-160 F300S	SAK- TC389QN-160 F300S	SAL- TC389QP-160 F300S	SAL- TC387QP-160 F300S
Step						
AE						
<b>Production Sta</b>	tus					
Standard	Standard	Customer Specific	Customer Specific	Customer Specific	Standard	Standard
Package Type						
PG-FBGA-516	PG-LFBGA-292	PG-LFBGA-292	PG-LFBGA-292	PG-FBGA-516	PG-FBGA-516	PG-LFBGA-292
Pinout						
LFBGA 0.8 mm						
Reference Silico	on					
TC38x						
Temperature R	ange (Ambient)					
SAK	SAK	SAK	SAK	SAK	SAL	SAL

#### **Chip ID**

### Attention: The value of SCU\_CHIPID in the UCODE field contains the default value 0 not the $\mu$ Code version.

0x8C008984	0x8C008784	0xCB008784	0xAC008784	0xAC008984	0x8C008984	0x8C008784
Cores / Checker	Cores					
4/2	4/2	3/2	4/2	4/2	4/2	4/2
Max. Freq. (MHz	)					
300	300	300	300	300	300	300
Program Flash (	MB)					
10	10	8	10	10	10	10
Data Flash0 (sin	gle-ended) (KB	)				
512	512	512	512	512	512	512
Total SRAM (with	hout EMEM and	Cache) (KB)				
1376	1376	1152	1376	1376	1376	1376
EMEM Size (KB)	·					
0	0	0	0	0	0	0



#### 1 TC38x AE step variants

TC38x\_AE step (part 1) (continued) Table 1

Table 1	IC38X_AE S	tep (part 1) (co	ntinuea)			
SAK- TC389QP-160 F300S	SAK- TC387QP-160 F300S	SAK- TC387TP-128 F300S	SAK- TC387QN-160 F300S	SAK- TC389QN-160 F300S	SAL- TC389QP-160 F300S	SAL- TC387QP-160 F300S
DSPR (KB)						
240 in CPU0&1; 96 other	240 in CPU0&1; 96 other					
DLMU (KB)						
64 per CPU	64 per CPU	64 per CPU	64 per CPU	64 per CPU	64 per CPU	64 per CPU
PSPR (KB)						
64 per CPU	64 per CPU	64 per CPU	64 per CPU	64 per CPU	64 per CPU	64 per CPU
LMU (KB)						
128	128	128	128	128	128	128
DAM (KB)				1		
64	64	64	64	64	64	64
AMU <sup>1)</sup>						
No	No	No	Yes	Yes	No	No
ADC (Primary G	iroups/Channel	s)	1	1		
8/64	5/40	5/40	5/40	8/64	8/64	5/40
ADC (Secondar	y Groups/Chanr	nels)				
4/60	4/60	4/60	4/60	4/60	4/60	4/60
ADC (Fast Comp	oare Channels)					
4	4	4	4	4	4	4
ADC (EDSADC C	hannels)				l	
10	6	6	6	10	10	6
CAN (Modules/	Nodes)					
3/3x4	3/3x4	3/3x4	3/3x4	3/3x4	3/3x4	3/3x4
FlexRay (Modu	les/Channels)					
2/2x2	2/2x2	2/2x2	2/2x2	2/2x2	2/2x2	2/2x2
HSSL Modules						
1	1	1	1	1	1	1
ASCLIN Module	s / with ASC & L	.IN / with 3-wire	SPI	•		
24/24/12	24/24/11	24/24/11	24/24/11	24/24/12	24/24/12	24/24/11
QSPI Modules /	with LVDS		1	1	1	

AMU is abbreviated as ASC Modeling Unit. For Additional details about AMU, Contact an Infineon Representative

4

# **AURIX**<sup>™</sup> TC38x variants



Table 1 TC38x\_AE step (part 1) (continued)

SAK- TC389QP-160 F300S	SAK- TC387QP-160 F300S	SAK- TC387TP-128 F300S	SAK- TC387QN-160 F300S	SAK- TC389QN-160 F300S	SAL- TC389QP-160 F300S	SAL- TC387QP-160 F300S
5/2	5/2	5/2	5/2	5/2	5/2	5/2
SENT Channels						
25	20	20	20	25	25	20
MSC Modules						
3	2	2	2	3	3	2
PSI5 Channels						
4	4	4	4	4	4	4
PSI5-S Module				1		
Yes						
SDMMC Module	!					
No						
Max. Ethernet A	Availability: 1GI	Bit/100Mbit/No		1		
1Gbit/s						
MCDS Availabili	ity					
miniMCDS						
ADAS Cluster Av	/ailable					
No						
CIF				1		
No						
HSM Available			1	1		
Yes						



**SAL-TC387TP-160F300S** 

#### 1 TC38x AE step variants

## 1.2 TC38x AE step (part 2)

A continuation table listing the TC38x AE step variants.

SAL-TC387TP-128F300S

		Step
Al	AE	AE
		Production Status
Customer Specific	Customer Specific	Customer Specific
		Package Type
PG-LFBGA-292	PG-LFBGA-292	PG-LFBGA-292
		Pinout
LFBGA 0.8 mm	LFBGA 0.8 mm	LFBGA 0.8 mm
		Reference Silicon
TC38	TC38x	TC38x
		Temperature Range (Ambient)
SAI	SAK	SAL
att value o not the acode version.	) in the UCODE field contains the defa	Attention: The value of SCU_CHIPID
0xFC008784	0xFC008784	0xCB008784
0xFC008784	0xFC008784	0xCB008784
		Cores / Checker Cores
	0xFC008784	Cores / Checker Cores
3/2		Cores / Checker Cores
	3/2	Cores / Checker Cores  3/2  Max. Freq. (MHz)  300
3/2	3/2	Cores / Checker Cores  3/2  Max. Freq. (MHz)  300
3/2	3/2	Cores / Checker Cores  3/2  Max. Freq. (MHz)  300  Program Flash (MB)
3/2	3/2	Cores / Checker Cores  3/2  Max. Freq. (MHz)  300  Program Flash (MB)
3/2	3/2 300 10 512	Cores / Checker Cores  3/2  Max. Freq. (MHz)  300  Program Flash (MB)  8  Data Flash0 (single-ended) (KB)  512
3/2	3/2 300 10 512	Cores / Checker Cores  3/2  Max. Freq. (MHz)  300  Program Flash (MB)  8  Data Flash0 (single-ended) (KB)  512
3/2 300 10 512	3/2 300 10 512 he) (KB)	Cores / Checker Cores  3/2  Max. Freq. (MHz)  300  Program Flash (MB)  8  Data Flash0 (single-ended) (KB)  512  Total SRAM (without EMEM and Cach
3/2 300 10 512	3/2 300 10 512 he) (KB)	Cores / Checker Cores  3/2  Max. Freq. (MHz)  300  Program Flash (MB)  8  Data Flash0 (single-ended) (KB)  512  Total SRAM (without EMEM and Cach
3/2 300 10 512 960	3/2 300 10 512 he) (KB)	Cores / Checker Cores  3/2  Max. Freq. (MHz)  300  Program Flash (MB)  8  Data Flash0 (single-ended) (KB)  512  Total SRAM (without EMEM and Cach 1152  EMEM Size (KB)
3/2 300 10 512 960	3/2 300 10 512 he) (KB)	Cores / Checker Cores  3/2  Max. Freq. (MHz)  300  Program Flash (MB)  8  Data Flash0 (single-ended) (KB)  512  Total SRAM (without EMEM and Cach 1152  EMEM Size (KB)
3/2 300 10 512 960	3/2 300 10 512 he) (KB) 960	Cores / Checker Cores  3/2  Max. Freq. (MHz)  300  Program Flash (MB)  8  Data Flash0 (single-ended) (KB)  512  Total SRAM (without EMEM and Cach 1152  EMEM Size (KB)  0  DSPR (KB)

**SAK-TC387TP-160F300S** 



Table 2 TC38x\_AE step (part 2) (continued)

Table 2 TC38x_AE s	tep (part )	2) (continued)	
SAL-TC387TP-128F3	300S	SAK-TC387TP-160F300S	SAL-TC387TP-160F300S
PSPR (KB)	'	-	
64 per	СРИ	64 per CPU	64 per CPU
LMU (KB)			
	128	128	128
DAM (KB)			
	64	64	64
AMU <sup>2)</sup>	·		
	No	No	No
ADC (Primary Groups/Channel	s)		
	5/40	5/40	5/40
ADC (Secondary Groups/Chann	nels)	·	
	4/60	4/60	4/60
ADC (Fast Compare Channels)			
	4	4	4
ADC (EDSADC Channels)			
	6	6	6
CAN (Modules/Nodes)			
3	3/3x4	3/3x4	3/3x4
FlexRay (Modules/Channels)			
	2/2x2	2/2x2	2/2x2
HSSL Modules	·		
	1	1	1
ASCLIN Modules / with ASC & L	IN / with	3-wire SPI	
24/2	4/11	24/24/11	24/24/11
QSPI Modules / with LVDS			
	5/2	5/2	5/2
SENT Channels	·		
	20	20	20
MSC Modules			
	2	2	2
PSI5 Channels			
	4	4	4

AMU is abbreviated as ASC Modeling Unit. For Additional details about AMU, Contact an Infineon Representative

# **AURIX**<sup>™</sup> TC38x variants



Table 2 TC38x\_AE step (part 2) (continued)

(**************************************	
SAK-TC387TP-160F300S	SAL-TC387TP-160F300S
Yes	Yes
No	No
/No	
1Gbit/s	1Gbit/s
miniMCDS	miniMCDS
No	No
No	No
Yes	Yes
	SAK-TC387TP-160F300S  Yes  No /No  1Gbit/s  miniMCDS  No



### 2 TC38x AD step variants

# 2 TC38x AD step variants

The following tables list the TC38x AD step variants.

### 2.1 TC38x AD step (part 1)

A table listing the TC38x AD step variants.

	_	,				
SAL- TC389QP-160 F300S	SAL- TC387QP-160 F300S	SAK- TC389QP-160 F300S	SAK- TC387QP-160 F300S	SAK- TC387TP-128 F300S	SAL- TC387TP-128 F300S	SAK- TC387TP-160 F300S
Step						
AD						
<b>Production Sta</b>	tus					
Standard	Standard	Standard	Standard	Customer Specific	Customer Specific	Customer Specific
Package Type						
PG-FBGA-516	PG-LFBGA-292	PG-FBGA-516	PG-LFBGA-292	PG-LFBGA-292	PG-LFBGA-292	PG-LFBGA-292
Pinout						
LFBGA 0.8 mm						
Reference Silic	on					
TC38x						
Temperature R	ange (Ambient)					
SAL	SAL	SAK	SAK	SAK	SAL	SAK
	0,12	3,	3,	3,	0,12	

#### **Chip ID**

### Attention: The value of SCU\_CHIPID in the UCODE field contains the default value 0 not the $\mu$ Code version.

0x8C008983	0x8C008783	0x8C008983	0x8C008783	0xCB008783	0xCB008783	0xFC008783
Cores / Checker	Cores			·		
4/2	4/2	4/2	4/2	3/2	3/2	3/2
Max. Freq. (MHz	)					
300	300	300	300	300	300	300
Program Flash (	MB)					
10	10	10	10	8	8	10
Data Flash0 (sin	gle-ended) (KB	)		·		
512	512	512	512	512	512	512
Total SRAM (with	hout EMEM and	Cache) (KB)			·	
1376	1376	1376	1376	1152	1152	960
EMEM Size (KB)	·			·		
0	0	0	0	0	0	0



Table 3 TC38x\_AD step (part 1) (continued)

Table 3	TC38x_AD s	tep (part 1) (co	ntinued)			
SAL- TC389QP-160 F300S	SAL- TC387QP-160 F300S	SAK- TC389QP-160 F300S	SAK- TC387QP-160 F300S	SAK- TC387TP-128 F300S	SAL- TC387TP-128 F300S	SAK- TC387TP-160 F300S
DSPR (KB)						
240 in CPU0&1; 96 other	240 in CPU0&1; 96 other	160 in CPU0; 128 in CPU1; 96 other				
DLMU (KB)						
64 per CPU	64 per CPU	64 per CPU	64 per CPU	64 per CPU	64 per CPU	64 per CPU
PSPR (KB)						
64 per CPU	64 per CPU	64 per CPU	64 per CPU	64 per CPU	64 per CPU	64 per CPU
LMU (KB)						
128	128	128	128	128	128	128
DAM (KB)						
64	64	64	64	64	64	64
AMU <sup>3)</sup>						
No	No	No	No	No	No	No
ADC (Primary G	iroups/Channel	s)				
8/64	5/40	8/64	5/40	5/40	5/40	5/40
ADC (Secondary	y Groups/Chanr	nels)				
4/60	4/60	4/60	4/60	4/60	4/60	4/60
ADC (Fast Comp	pare Channels)					
4	4	4	4	4	4	4
ADC (EDSADC C	hannels)					
10	6	10	6	6	6	6
CAN (Modules/I	Nodes)					
3/3x4	3/3x4	3/3x4	3/3x4	3/3x4	3/3x4	3/3x4
FlexRay (Modu	les/Channels)				,	
2/2x2	2/2x2	2/2x2	2/2x2	2/2x2	2/2x2	2/2x2
HSSL Modules					,	
1	1	1	1	1	1	1
ASCLIN Module	s / with ASC & L	.IN / with 3-wire	SPI			
24/24/12	24/24/11	24/24/12	24/24/11	24/24/11	24/24/11	24/24/11
QSPI Modules /	with LVDS				,	

AMU is abbreviated as ASC Modeling Unit. For Additional details about AMU, Contact an Infineon Representative

# **AURIX**<sup>™</sup> TC38x variants



TC38x\_AD step (part 1) (continued) Table 3

SAL- TC389QP-160 F300S	SAL- TC387QP-160 F300S	SAK- TC389QP-160 F300S	SAK- TC387QP-160 F300S	SAK- TC387TP-128 F300S	SAL- TC387TP-128 F300S	SAK- TC387TP-160 F300S
5/2	5/2	5/2	5/2	5/2	5/2	5/2
SENT Channels						
25	20	25	20	20	20	20
MSC Modules						
3	2	3	2	2	2	2
PSI5 Channels						
4	4	4	4	4	4	4
PSI5-S Module						
Yes						
SDMMC Module						
No						
Max. Ethernet A	Availability: 1GI	Bit/100Mbit/No				
1Gbit/s						
MCDS Availabil	ity					
miniMCDS						
ADAS Cluster Av	vailable					
No						
CIF				'		
No						
HSM Available					-	
Yes						



## 2 TC38x AD step variants

## 2.2 TC38x AD step (part 2)

A continuation table listing the TC38x AD step variants.

Table 4	TC38x_AD step (part 2)	
		SAL-TC387TP-160F300S
Step		
		AD
Production S	tatus	Customor Specific
Package Type	<u> </u>	Customer Specific
- rackage Type	<del>-</del>	PG-LFBGA-292
Pinout		. 6 1. 56.(1252
		LFBGA 0.8 mm
Reference Sil	icon	
		TC38x
Temperature	Range (Ambient)	
		SAL
Attention: T		
		E field contains the default value 0 not the μCode version.  0xFC008783
Cores / Check		0xFC008783
	ker Cores	0xFC008783
Cores / Check Max. Freq. (M	ker Cores	0xFC008783
	ker Cores IHz)	0xFC008783
Max. Freq. (M	ker Cores IHz)	0xFC008783 3/2 300
Max. Freq. (M Program Flas	ker Cores IHz)	0xFC008783 3/2 300
Max. Freq. (M Program Flas	in (MB)	3/2 300
Max. Freq. (M Program Flas Data Flash0 (	in (MB)	0xFC008783  3/2  300  10
Max. Freq. (M Program Flas Data Flash0 ( Total SRAM (v	ker Cores  IHz)  Sh (MB)  single-ended) (KB)  without EMEM and Cache) (KB)	0xFC008783  3/2  300  10
Max. Freq. (M Program Flas Data Flash0 (	ker Cores  IHz)  Sh (MB)  single-ended) (KB)  without EMEM and Cache) (KB)	0xFC008783  3/2  300  10  512
Max. Freq. (M Program Flas  Data Flash0 (  Total SRAM (v	ker Cores  IHz)  Sh (MB)  single-ended) (KB)  without EMEM and Cache) (KB)	0xFC008783  3/2  300  10  512
Max. Freq. (M Program Flas Data Flash0 ( Total SRAM (v	ker Cores  IHz)  Sh (MB)  single-ended) (KB)  without EMEM and Cache) (KB)	0xFC008783  3/2  300  10  512  960
Max. Freq. (M Program Flas  Data Flash0 (  Total SRAM (v	ker Cores  IHz)  Sh (MB)  single-ended) (KB)  without EMEM and Cache) (KB)	



0F300S
oer CPU
128
64
No
5/40
4/60
4/00
4
6
3/3x4
2/2x2
1
4/24/11
5/2
20
2
4

AMU is abbreviated as ASC Modeling Unit. For Additional details about AMU, Contact an Infineon Representative

# **AURIX**<sup>™</sup> TC38x variants



Table 4	TC38x_AD step (part 2) (continued)	
		SAL-TC387TP-160F300S
PSI5-S Modu	le	
		Yes
SDMMC Mode	ule	
		No
Max. Etherne	et Availability: 1GBit/100Mbit/No	
		1Gbit/s
MCDS Availal	bility	
		miniMCDS
ADAS Cluster	Available	
		No
CIF		
		No
HSM Availab	le	
		Yes



#### 3 Memory maps of TC38x variants

### 3 Memory maps of TC38x variants

This section shows the influence of above feature variants on the memory map.

#### **Program Flash**

#### Variants:

- 10 MB: umbrella (3 x 3 MB, 1 x 1 MB), see User's Manual.
- 8 MB: 3 MB + 1 MB + 3 MB + 1 MB (see Figure below).




Figure 1 TC38x PFlash variants

#### **Cores / Checker cores**

#### Variants:

- 4/2: umbrella, see User's Manual
- 3/2: not available is CPU3 including its RAMs (DSPR, DCACHE, DTAG, PSPR, PCACHE, PTAG, DLMU)

#### **CPU RAMs**

#### Variants:

- DSPR: 240 KB in CPU0 & CPU1, 96 KB in CPU2 & CPU3: umbrella, see User's Manual
- DSPR: 240 KB in CPU0 & CPU1, 96 KB in CPU2: default for 3/2 Cores/Checker Cores configuration (see Figure below for available DSPR address ranges).
- DSPR: 160 KB in CPU0, 128 KB in CPU1, 96 KB in CPU2: reduced RAM variant of 3/2 Cores/Checker Cores configuration (see Figure below for available DSPR address ranges).



#### 3 Memory maps of TC38x variants




Figure 2 DSPR variants

#### **ADC** availability

 Limitation on availability of ADC channels are caused by pin limitations. See Data Sheet for the pinning table of the package.

# **AURIX**<sup>™</sup> TC38x variants



# **Revision history**

# **Revision history**

Document Date of release		Description of changes		
V1.0	2018-06-08	First release.		
V1.1	2018-08-06	Added row "Reference Silicon" (needed e.g. for TC37x) to refer user to User's Manual Appx.		
V1.2	2019-02-04	<ul> <li>Removed from "Memory Maps" the description for LMU and DAM variations as these are not varied.</li> </ul>		
		"Variant Tables": added SAL-TC387TP-128F300S		
V1.3	2019-03-01	<ul> <li>"About this document": reduced list of described Feature Package to the used ones.</li> </ul>		
		<ul> <li>"Memory Maps": added hint to understand ADC device specific differences.</li> </ul>		
		"Variant Tables": changed Production Status of several devices.		
		• "Variant Tables": clarified Total SRAM value is without cache memories.		
V1.4	2019-06-12	• Chapter 1: Added the TC38x AE step variants table.		
		<ul> <li>Chapter 1 and 2: TC38x Ax step variants table format changed to fit all the contents.</li> </ul>		
		<ul> <li>Chapter 1 and 2:Added new row in the variant tables called "AMU" with the footnote for additional details.</li> </ul>		
		Chapter: About this document: Feature package definitions are updated to consistent with the product naming nomenclature definition.		
V1.5	2020-01-10	<ul> <li>Chapter 1,2: Total SRAM (without EMEM and Cache) size is corrected for SAK-TC387TP-160F300S and SAL-TC387TP-160F300S.</li> </ul>		
		<ul> <li>Page 1: About the document: Feature Package 'X' definition is updated to remove CIF.</li> </ul>		
		<ul> <li>Chapter 1 and 2:Added new row in the variant tables called "CIF" indicating the Camera Interface availability.</li> </ul>		
V1.6	2020-11-18	<ul> <li>Chapter 1,2: Package type name for SAK-TC389QP-160F300S, SAK-TC389QN-160F300S, SAL-TC389QP-160F300S is corrected from PG-LFBGA-516 to PG-FBGA-516.</li> </ul>		
		<ul> <li>Chapter 1 and 2:Removed Bare Die Marking variant SAL- TC380QP-160F300.</li> </ul>		

#### Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2020-11 Published by Infineon Technologies AG 81726 Munich, Germany

© 2020 Infineon Technologies AG All Rights Reserved.

Do you have a question about any aspect of this document?

 ${\bf Email: erratum@infineon.com}$ 

Document reference IFX-ume1559051479610

#### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.