
FPGA capture: core_state_transition
Trigger PC 0x00012c1c; first 48 of 1024 samples
Trigger
wb_event
wb_valid
wb_stall
e2_valid
squash
div_pending
csr_pending
fetch_valid
mem_wb_valid
WB PC (hex)
00000
00000
0
4
8
12
16
20
24
28
32
36
40
44
48
Hardware sample index (configured CPU clock: 100 MHz)