
LSU
stall_o
Issue Stage
opcode_ra_operand_i
opcode_opcode_i
AGU
mem_addr_r
Request Control
Request Register
mem_*_q
Pending Access
pending_lsu_e2_q
mem_addr_o / mem_data_wr_o
mem_rd_o / mem_wr_o / mem_cacheable_o
mem_{invalidate,writeback,flush}_o
mem_accept_i / mem_ack_i / mem_error_i
D-Cache / TCM
mem_addr_r[1:0]
opcode_opcode_i
opcode_valid_i
Access Decode / Align Check
req_*
dcache_*
opcode / addr[1:0]
opcode_rb_operand_i
Store Data Align / Byte Enable
mem_data_r
mem_wr_r
Load Data Select Sign / Zero Extend
mem_data_rd_i
mem_addr_q / mem_load_q
mem_{ls,xh,xb}_q
mem_unaligned_e2_q
wb_result_r
resp_addr_w[1:0]
resp_{byte,half,signed}_w
writeback_bypass_o
Request Info FIFO 2 × 36 bit
resp_addr_w
resp_load_w
Completion / Exception
writeback_*_o
WriteBack / Bypass
mem_ack_i / mem_error_i