
FPGA PG2L100H-6IFBG676
Clock / Reset
Keys / LEDs
Board Support
Clock / Reset · HDMI Init · Board I/O
I²C
100 MHz / rst
125 / 40 MHz / rst
TriHaRiscv HSoC
CPU + NPU
AXI4-Lite / CDC
IRQ / Sync
Video Subsystem
Sync PCLK
HDMI RX
HDMI TX
Sync PCLK
AXI CDC
Shared DDR Interconnect
Boot Write
256 bit
USB-UART
RX / TX
UART / Boot Loader
Model · Avatar Data
DDR3 Controller / PHY
125 MHz User Clock
DQ / DQS
ADDR / CTRL
DDR3