

Design inputs
Hardware constraints
YuNet ONNX op analysis
NPU HW/SW co-design
Hardware design
Model deployment
Conv. core RTL design
DMA / Streamer / Buffer RTL
Calibration data prep
INT8 calibration
NPU RTL integration
Layer / tile mapping
Model quantization
RTL simulation
Weights / config.
Synthesis & P&R
FPGA functional verification
Accuracy / latency