
Processor
CPU core
Single / dual issue
Instruction path
Instruction route
64-bit return
I-Cache / bypass
16 KiB · 2-way
Instruction adapter
Data path
Data route
32-bit data
Byte enables
D-Cache / bypass
16 KiB · 2-way
Write-back /
write-allocate
Data adapter
Local address space
Boot ROM
SRAM / TCM
MMIO
External memory
AXI128
memory
interface
DDR