

Instruction Set Reference Table

| Assembler | Machine code | Function | Description |
|---------------------------------|---|--|------------------------------|
| add R_d, R_s, R_t | 0000 dddd ssss 0000 0000 0000 0000 tttt | $R_d \leftarrow R_s + R_t$ | Add |
| addi R_d, R_s, immed | 0001 dddd ssss 0000 iiii iiii iiii iiii | $R_d \leftarrow R_s + \int(\text{immed})$ | Add Immediate |
| addu R_d, R_s, R_t | 0000 dddd ssss 0001 0000 0000 0000 tttt | $R_d \leftarrow R_s + R_t$ | Add Unsigned |
| addui R_d, R_s, immed | 0001 dddd ssss 0001 iiii iiii iiii iiii | $R_d \leftarrow R_s + \text{immed}$ | Add Unsigned Immediate |
| sub R_d, R_s, R_t | 0000 dddd ssss 0010 0000 0000 0000 tttt | $R_d \leftarrow R_s - R_t$ | Subtract |
| subi R_d, R_s, immed | 0001 dddd ssss 0010 iiii iiii iiii iiii | $R_d \leftarrow R_s - \int(\text{immed})$ | Subtract Immediate |
| subu R_d, R_s, R_t | 0000 dddd ssss 0011 0000 0000 0000 tttt | $R_d \leftarrow R_s - R_t$ | Subtract Unsigned |
| subui R_d, R_s, immed | 0001 dddd ssss 0011 iiii iiii iiii iiii | $R_d \leftarrow R_s - \text{immed}$ | Subtract Unsigned Immediate |
| mult R_d, R_s, R_t | 0000 dddd ssss 0100 0000 0000 0000 tttt | $R_d \leftarrow R_s \times R_t$ | Multiply |
| multi R_d, R_s, immed | 0001 dddd ssss 0100 iiii iiii iiii iiii | $R_d \leftarrow R_s \times \int(\text{immed})$ | Multiply Immediate |
| multu R_d, R_s, R_t | 0000 dddd ssss 0101 0000 0000 0000 tttt | $R_d \leftarrow R_s \times R_t$ | Multiply Unsigned |
| multui R_d, R_s, immed | 0001 dddd ssss 0101 iiii iiii iiii iiii | $R_d \leftarrow R_s \times \text{immed}$ | Multiply Unsigned Immediate |
| div R_d, R_s, R_t | 0000 dddd ssss 0110 0000 0000 0000 tttt | $R_d \leftarrow R_s \div R_t$ | Divide |
| divi R_d, R_s, immed | 0001 dddd ssss 0110 iiii iiii iiii iiii | $R_d \leftarrow R_s \div \int(\text{immed})$ | Divide Immediate |
| divu R_d, R_s, R_t | 0000 dddd ssss 0111 0000 0000 0000 tttt | $R_d \leftarrow R_s \div R_t$ | Divide Unsigned |
| divui R_d, R_s, immed | 0001 dddd ssss 0111 iiii iiii iiii iiii | $R_d \leftarrow R_s \div \text{immed}$ | Divide Unsigned Immediate |
| rem R_d, R_s, R_t | 0000 dddd ssss 1000 0000 0000 0000 tttt | $R_d \leftarrow R_s \% R_t$ | Remainder |
| remi R_d, R_s, immed | 0001 dddd ssss 1000 iiii iiii iiii iiii | $R_d \leftarrow R_s \% \int(\text{immed})$ | Remainder Immediate |
| remu R_d, R_s, R_t | 0000 dddd ssss 1001 0000 0000 0000 tttt | $R_d \leftarrow R_s \% R_t$ | Remainder Unsigned |
| remui R_d, R_s, immed | 0001 dddd ssss 1001 iiii iiii iiii iiii | $R_d \leftarrow R_s \% \text{immed}$ | Remainder Unsigned Immediate |
| lhi R_d, immed | 0011 dddd ssss 1110 iiii iiii iiii iiii | $R_d \leftarrow \text{immed} \ll 16$ | Load High Immediate |
| la $R_d, \text{address}$ | 1100 dddd 0000 aaaa aaaa aaaa aaaa | $R_d \leftarrow \text{address}$ | Load Address |

Table 1: Arithmetic Instructions

| | | | |
|-------------------------------|---|--|----------------------------------|
| and R_d, R_s, R_t | 0000 dddd ssss 1011 0000 0000 0000 tttt | $R_d \leftarrow R_s \text{ AND } R_t$ | Bitwise AND |
| andi R_d, R_s, immed | 0001 dddd ssss 1011 iiii iiii iiii iiii | $R_d \leftarrow R_s \text{ AND } \text{immed}$ | Bitwise AND Immediate |
| or R_d, R_s, R_t | 0000 dddd ssss 1101 0000 0000 0000 tttt | $R_d \leftarrow R_s \text{ OR } R_t$ | Bitwise OR |
| ori R_d, R_s, immed | 0001 dddd ssss 1101 iiii iiii iiii iiii | $R_d \leftarrow R_s \text{ OR } \text{immed}$ | Bitwise OR Immediate |
| xor R_d, R_s, R_t | 0000 dddd ssss 1111 0000 0000 0000 tttt | $R_d \leftarrow R_s \text{ XOR } R_t$ | Bitwise XOR |
| xori R_d, R_s, immed | 0001 dddd ssss 1111 iiii iiii iiii iiii | $R_d \leftarrow R_s \text{ XOR } \text{immed}$ | Bitwise XOR Immediate |
| sll R_d, R_s, R_t | 0000 dddd ssss 1010 0000 0000 0000 tttt | $R_d \leftarrow R_s \ll R_t$ | Shift Left Logical |
| slli R_d, R_s, immed | 0001 dddd ssss 1010 iiii iiii iiii iiii | $R_d \leftarrow R_s \ll \text{immed}$ | Shift Left Logical Immediate |
| srl R_d, R_s, R_t | 0000 dddd ssss 1100 0000 0000 0000 tttt | $R_d \leftarrow R_s \gg R_t$ | Shift Right Logical |
| srli R_d, R_s, immed | 0001 dddd ssss 1100 iiii iiii iiii iiii | $R_d \leftarrow R_s \gg \text{immed}$ | Shift Right Logical Immediate |
| sra R_d, R_s, R_t | 0000 dddd ssss 1110 0000 0000 0000 tttt | $R_d \leftarrow \int(R_s \gg R_t)$ | Shift Right Arithmetic |
| srai R_d, R_s, immed | 0001 dddd ssss 1110 iiii iiii iiii iiii | $R_d \leftarrow \int(R_s \gg \text{immed})$ | Shift Right Arithmetic Immediate |

Table 2: Bitwise Instructions

| | | | |
|--------------------------------|---|--|--|
| slt R_d, R_s, R_t | 0010 dddd ssss 0000 0000 0000 0000 tttt | $R_d \leftarrow R_s < R_t$ | Set on Less than |
| slti R_d, R_s, immed | 0011 dddd ssss 0000 iiii iiii iiii iiii | $R_d \leftarrow R_s < \int(\text{immed})$ | Set on Less than Immediate |
| sltu R_d, R_s, R_t | 0010 dddd ssss 0001 0000 0000 0000 tttt | $R_d \leftarrow R_s < R_t$ | Set on Less than Unsigned |
| sltui R_d, R_s, immed | 0011 dddd ssss 0001 iiii iiii iiii iiii | $R_d \leftarrow R_s < \text{immed}$ | Set on Less than Unsigned Immediate |
| sgt R_d, R_s, R_t | 0010 dddd ssss 0010 0000 0000 0000 tttt | $R_d \leftarrow R_s > R_t$ | Set on Greater than |
| sgti R_d, R_s, immed | 0011 dddd ssss 0010 iiii iiii iiii iiii | $R_d \leftarrow R_s > \int(\text{immed})$ | Set on Greater than Immediate |
| sgtu R_d, R_s, R_t | 0010 dddd ssss 0011 0000 0000 0000 tttt | $R_d \leftarrow R_s > R_t$ | Set on Greater than Unsigned |
| sgtui R_d, R_s, immed | 0011 dddd ssss 0011 iiii iiii iiii iiii | $R_d \leftarrow R_s > \text{immed}$ | Set on Greater than Unsigned Immediate |
| sle R_d, R_s, R_t | 0010 dddd ssss 0100 0000 0000 0000 tttt | $R_d \leftarrow R_s \leq R_t$ | Set on Less than or Equal |
| slel R_d, R_s, immed | 0011 dddd ssss 0100 iiii iiii iiii iiii | $R_d \leftarrow R_s \leq \int(\text{immed})$ | Set on Less or Equal Immediate |
| sleu R_d, R_s, R_t | 0010 dddd ssss 0101 0000 0000 0000 tttt | $R_d \leftarrow R_s \leq R_t$ | Set on Less or Equal Unsigned |
| sleui R_d, R_s, immed | 0011 dddd ssss 0101 iiii iiii iiii iiii | $R_d \leftarrow R_s \leq \text{immed}$ | Set on Less or Equal Unsigned Imm |
| sge R_d, R_s, R_t | 0010 dddd ssss 0110 0000 0000 0000 tttt | $R_d \leftarrow R_s \geq R_t$ | Set on Greater than or Equal |
| sgei R_d, R_s, immed | 0011 dddd ssss 0110 iiii iiii iiii iiii | $R_d \leftarrow R_s \geq \int(\text{immed})$ | Set on Greater or Equal Immediate |
| sgeu R_d, R_s, R_t | 0010 dddd ssss 0111 0000 0000 0000 tttt | $R_d \leftarrow R_s \geq R_t$ | Set on Greater or Equal Unsigned |
| sgeui R_d, R_s, immed | 0011 dddd ssss 0111 iiii iiii iiii iiii | $R_d \leftarrow R_s \geq \text{immed}$ | Set on Greater or Equal Unsigned Imm |
| seq R_d, R_s, R_t | 0010 dddd ssss 1000 0000 0000 0000 tttt | $R_d \leftarrow R_s = R_t$ | Set on Equal |
| seqi R_d, R_s, immed | 0011 dddd ssss 1000 iiii iiii iiii iiii | $R_d \leftarrow R_s = \int(\text{immed})$ | Set on Equal Immediate |
| sequ R_d, R_s, R_t | 0010 dddd ssss 1001 0000 0000 0000 tttt | $R_d \leftarrow R_s = R_t$ | Set on Equal Unsigned |
| sequi R_d, R_s, immed | 0011 dddd ssss 1001 iiii iiii iiii iiii | $R_d \leftarrow R_s = \text{immed}$ | Set on Equal Unsigned Immediate |
| sne R_d, R_s, R_t | 0010 dddd ssss 1010 0000 0000 0000 tttt | $R_d \leftarrow R_s \neq R_t$ | Set on Not Equal |
| snei R_d, R_s, immed | 0011 dddd ssss 1010 iiii iiii iiii iiii | $R_d \leftarrow R_s \neq \int(\text{immed})$ | Set on Not Equal Immediate |
| sneu R_d, R_s, R_t | 0010 dddd ssss 1011 0000 0000 0000 tttt | $R_d \leftarrow R_s \neq R_t$ | Set on Not Equal Unsigned |
| sneui R_d, R_s, immed | 0011 dddd ssss 1011 iiii iiii iiii iiii | $R_d \leftarrow R_s \neq \text{immed}$ | Set on Not Equal Unsigned Immediate |

Table 3: Test Instructions

| Branch Instructions | | | |
|------------------------------|---|--|----------------------------------|
| j address | 0100 0000 0000 aaaa aaaa aaaa aaaa aaaa | $PC \leftarrow \text{Address}$ | Jump |
| jr R_s | 0101 0000 ssss 0000 0000 0000 0000 0000 | $PC \leftarrow R_s$ | Jump to Register |
| jal address | 0110 0000 0000 aaaa aaaa aaaa aaaa aaaa | $\$ra \leftarrow PC, PC \leftarrow \text{Address}$ | Jump and Link |
| jalr R_s | 0111 0000 ssss 0000 0000 0000 0000 0000 | $\$ra \leftarrow PC, PC \leftarrow R_s$ | Jump and Link Register |
| beqz R_s, offset | 1010 0000 ssss oooo oooo oooo oooo oooo | $\text{if}(R_s = 0) PC \leftarrow PC + \text{offset}$ | Branch on equal to 0 |
| bnez R_s, offset | 1011 0000 ssss oooo oooo oooo oooo oooo | $\text{if}(R_s \neq 0) PC \leftarrow PC + \text{offset}$ | Branch on not equal to 0 |
| Memory Instructions | | | |
| lw $R_d, \text{offset}(R_s)$ | 1000 dddd ssss oooo oooo oooo oooo oooo | $R_d \leftarrow \text{MEM}[R_s + \text{offset}]$ | Load word |
| sw $R_d, \text{offset}(R_s)$ | 1001 dddd ssss oooo oooo oooo oooo oooo | $\text{MEM}[R_s + \text{offset}] \leftarrow R_d$ | Store word |
| Special Instructions | | | |
| movgs R_d, R_s | 0011 0000 0000 1100 0000 0000 0000 0000 | $R_d \leftarrow R_s$ | Move General to Special Register |
| movsg R_d, R_s | 0011 0000 0000 1101 0000 0000 0000 0000 | $R_d \leftarrow R_s$ | Move Special to General Register |
| break | 0010 0000 0000 1100 0000 0000 0000 0000 | | Generate Break Point Exception |
| syscall | 0010 0000 0000 1101 0000 0000 0000 0000 | | Generate Syscall Exception |
| rfe | 0010 0000 0000 1110 0000 0000 0000 0000 | $PC \leftarrow \$ear$ | Return from Exception |

Table 4: Other Instructions