# WRAMP Instruction Set Description

# WRAMP General Purpose Registers

The WRAMP general purpose register file consists of 16 registers, each being 32 bits wide. The hardware imposes special uses on only two of these. Certain software register use conventions have been applied to some of the remaining registers, but in essence, they remain true general purpose registers, as the hardware does not restrict their use.

Register	Description				
\$0	Hardwired zero				
\$1 - \$13	General purpose registers				
\$sp	Stack pointer				
\$ra	Return address register				

Figure 1: The WRAMP General Purpose Registers

Register zero (denoted \$0) always contains the value zero. Any writes to this register have the value discarded. This provides a constant source of zero that can be used for comparing and initialising registers.

The fourteenth register is denoted \$sp. This register is defined by the conventions to be the stack pointer. While the hardware imposes no special conditions on this register, failure to follow this convention may affect the ability of code to interoperate with other software.

The fifteenth register is denoted \$ra. It is defined to be the subroutine return address register. When a jump and link instruction is executed this register is loaded with the address of the next instruction after the jump and link. A return from subroutine is performed by executing a jump to register \$ra, ie. jr \$ra.

# WRAMP Instruction Set Architecture

This section contains the details of the WRAMP instruction set. All machine instructions are listed, with their encoding and a brief description of their function. The instructions are grouped into arithmetic instructions, bitwise instructions, test instructions, branch instructions, memory instructions, and special instructions.

Each CPU instruction is a word (32 bits) in length. An instruction is encoded in one of the three formats shown in Figure 2.

# I-Type instruction

4 bits	4 bits	4 bits	4 bits	16 bits
OPcode	$R_d$	Rs	Func	Immediate

## R-Type instruction

4 bits	4 bits	4 bits	4 bits	12 bits	4 bits
OPcode	R <sub>d</sub>	Rs	Func	0000 0000 0000	Rt

## J-Type instruction

4 bits	4 bits	4 bits	20 bits
OPcode	R <sub>d</sub>	Rs	Address / Offset

OPCode 4 bit operation code

R<sub>d</sub> 4 bit destination register specifier

R<sub>s</sub> 4 bit source register specifier (first source register)
 R<sub>t</sub> 4 bit source register specifier (second source register)

Func 4 bit function specifier Immediate 16 bit immediate field

Address / Offset 20 bit absolute or relative address field

Figure 2: WRAMP Instruction encoding formats

## **Arithmetic Instructions**

# Addition

add  $R_d$ ,  $R_s$ ,  $R_t$ 

0000	Rd	Rs	0000	0000 0000 0000	Rt
4	4	4	4	12	4

Put the sum of register  $R_s$  and register  $R_t$  into register  $R_d$ . Generate an overflow exception on signed overflow.

# Addition, immediate

addi  $R_d$ ,  $R_s$ , Immediate

0001	R <sub>d</sub>	Rs	0000	Immediate
4	4	4	4	16

Put the sum of register  $R_s$  and the sign-extended immediate into register  $R_d$ . Generate an overflow exception on signed overflow.

## Addition, unsigned

addu  $R_d$ ,  $R_s$ ,  $R_t$ 

0000	R <sub>d</sub>	Rs	0001	0000 0000 0000	Rt
4	4	4	4	19	4

Put the sum of register  $R_s$  and register  $R_t$  into register  $R_d$ . Generate an overflow exception on unsigned overflow.

## Addition, unsigned, immediate

addui  $R_d$ ,  $R_s$ , Immediate

0001	R <sub>d</sub>	Rs	0001	Immediate
4	4	4	4	16

Put the sum of register  $R_s$  and the zero-extended immediate into register  $R_d$ . Generate an overflow exception on unsigned overflow.

## Subtraction

sub R<sub>d</sub>, R<sub>s</sub>, R<sub>t</sub>

0000	$R_d$	Rs	0010	0000 0000 0000	$\mathtt{R}_{\mathtt{t}}$
4	4	4	4	12	4

Put the difference of register  $R_s$  and register  $R_t$  into register  $R_d$ . Generate an overflow exception on signed overflow.

## Subtraction, immediate

subi  $R_d$ ,  $R_s$ , Immediate

0001	$R_d$	Rs	0010	Immediate
4	4	4	4	16

Put the difference of register  $R_s$  and the sign-extended immediate into register  $R_d$ . Generate an overflow exception on signed overflow.

## Subtraction, unsigned

subu R<sub>d</sub>, R<sub>s</sub>, R<sub>t</sub>

0000	$R_d$	Rs	0011	0000 0000 0000	R <sub>t</sub>
1	1	1	1	19	1

Put the difference of register  $R_s$  and register  $R_t$  into register  $R_d$ . Generate an overflow exception on unsigned overflow.

## Subtraction, unsigned, immediate

subui R<sub>d</sub>, R<sub>s</sub>, Immediate

0001	$R_d$	Rs	0011	Immediate
4	4	4	4	16

Put the difference of register  $R_s$  and the zero-extended immediate into register  $R_d$ . Generate an overflow exception on unsigned overflow.

# Multiplication

mult Rd, Rs, Rt

0000	R <sub>d</sub>	Rs	0100	0000 0000 0000	Rt
4	4	4	4	12	4

Put the product of the signed multiplication of register  $R_s$  and register  $R_t$  into register  $R_d$ . Generate an overflow exception on signed overflow.

## Multiplication, immediate

multi  $R_d$ ,  $R_s$ , Immediate

0001	$R_d$	Rs	0100	Immediate
4	4	4	4	16

Put the product of the signed multiplication of register  $R_s$  and the sign-extended immediate into register  $R_d$ . Generate an overflow exception on signed overflow.

## Multiplication, unsigned

multu  $R_d$ ,  $R_s$ ,  $R_t$ 

0000	R <sub>d</sub>	Rs	0101	0000 0000 0000	Rt
4	4	4	4	12	4

Put the product of the unsigned multiplication of register  $R_s$  and register  $R_t$  into register  $R_d$ . Generate an overflow exception on unsigned overflow.

# Multiplication, unsigned, immediate

multui  $R_d$ ,  $R_s$ , Immediate

0001	$R_d$	Rs	0101	Immediate
4	4	4	4	16

Put the product of the unsigned multiplication of register  $R_s$  and the zero-extended immediate into register  $R_d$ . Generate an overflow exception on unsigned overflow.

## Division

div  $R_d$ ,  $R_s$ ,  $R_t$ 

0000	Rd	Rs	0110	0000 0000 0000	Rt
4	4	4	4	12	4

Put the result of the signed integer division of register  $R_s$  by register  $R_t$  into register  $R_d$ . Generate a divide-by-zero exception if the contents of  $R_t$  is zero.

## Division, immediate

divi  $R_d$ ,  $R_s$ , Immediate

0001	Rd	Rs	0110	Immediate
4	4	4	4	16

Put the result of the signed integer division of register  $R_s$  by the sign-extended immediate into register  $R_d$ . Generate a divide-by-zero exception if the immediate value is zero.

## Division, unsigned

divu R<sub>d</sub>, R<sub>s</sub>, R<sub>t</sub>

0000	$R_d$	Rs	0111	0000 0000 0000	R <sub>t</sub>
4	4	4	4	12	4

Put the result of the unsigned division of register  $R_s$  by register  $R_t$  into register  $R_d$ . Generate a divide-by-zero exception if the contents of  $R_t$  is zero.

## Division, unsigned, immediate

divui R<sub>d</sub>, R<sub>s</sub>, Immediate

0001	Rd	Rs	0111	Immediate
4	4	4	4	16

Put the result of the unsigned division of register  $R_s$  by the zero-extended immediate into register  $R_d$ . Generate a divide-by-zero exception if the immediate value is zero.

#### Remainder

rem  $R_d$ ,  $R_s$ ,  $R_t$ 

0000	$R_d$	Rs	1000	0000 0000 0000	Rt
4	4	4	4	12	4

Put the remainder of the signed division of register  $R_s$  by register  $R_t$  into register  $R_d$ . Generate a divide-by-zero exception if the contents of  $R_t$  is zero.

## Remainder, immediate

remi  $R_d$ ,  $R_s$ , Immediate

0001	R <sub>d</sub>	Rs	1000	Immediate
4	4	4	4	16

Put the remainder of the signed division of register  $R_s$  by the sign-extended immediate into register  $R_d$ . Generate a divide-by-zero exception if the immediate value is zero.

## Remainder, unsigned

remu  $R_d$ ,  $R_s$ ,  $R_t$ 

0000	R <sub>d</sub>	Rs	1001	0000 0000 0000	$R_{t}$
4	4	4	4	19	4

Put the remainder of the unsigned division of register  $R_s$  by the register  $R_t$  into register  $R_d$ . Generate a divide-by-zero exception if the contents of  $R_t$  is zero.

## Remainder, unsigned, immediate

remui  $R_d$ ,  $R_s$ , Immediate

0001	R <sub>d</sub>	Rs	1001	Immediate
4	4	4	4	16

Put the remainder of the unsigned division of register  $R_s$  by the zero-extended immediate into register  $R_d$ . Generate a divide-by-zero exception if the immediate value is zero.

## Load high immediate

lhi R<sub>d</sub>, Immediate

0011	Rd	0000	1110	Immediate
4	4	4	4	16

Put the 16 bit immediate into the upper 16 bits of register R<sub>d</sub>, and set the lower 16 bits to zero.

# Load address

la  $R_d$ , Address

1100	$R_d$	0000	Address
4	4	4	20

Put the zero-extended 20 bit address into register  $R_d$ .

# Bitwise instructions

## And

and  $R_d$ ,  $R_s$ ,  $R_t$ 

0000	Rd	Rs	1011	0000 0000 0000	Rt
4	4	4	4	12	4

Put the result of the logical AND of registers  $\mathbf{R}_{s}$  and  $\mathbf{R}_{t}$  into register  $\mathbf{R}_{d}.$ 

## And, immediate

andi  $R_d$ ,  $R_s$ , Immediate

0001	$R_d$	Rs	1011	Immediate
4	4	4	4	16

Put the result of the logical AND of register  $R_s$  and the zero-extended immediate into register  $R_d$ .

## $\mathbf{Or}$

or R<sub>d</sub>, R<sub>s</sub>, R<sub>t</sub>

0000	Rd	Rs	1101	0000 0000 0000	Rt
4	4	4	4	12	4

Put the result of the logical OR of registers  $R_{\rm s}$  and  $R_{\rm t}$  into register  $R_{\rm d}$ .

## Or, immediate

ori  $R_d$ ,  $R_s$ , Immediate

0001	$R_d$	Rs	1101	Immediate
4	4	4	4	16

Put the result of the logical OR of register  $R_{\rm s}$  and the zero-extended immediate into register  $R_{\rm d}$ .

# Xor

xor R<sub>d</sub>, R<sub>s</sub>, R<sub>t</sub>

0000	$R_d$	Rs	1111	0000 0000 0000	Rt
4	4	4	4	12	4

Put the result of the logical exclusive-OR of registers  $R_{\rm s}$  and  $R_{\rm t}$  into register  $R_{\rm d}$ .

## Xor, immediate

xori  $R_d$ ,  $R_s$ , Immediate

0001	$R_d$	Rs	1111	Immediate
4	4	4	4	16

Put the result of the logical exclusive-OR of register  $R_s$  and the zero-extended immediate into register  $R_d$ .

# Shift left logical

sll R<sub>d</sub>, R<sub>s</sub>, R<sub>t</sub>

0000	R <sub>d</sub>	Rs	1010	0000 0000 0000	Rt
4	4	4	4	12	4

Shift the value in register  $R_s$  left by the unsigned value given by the least significant 5 bits of register  $R_t$ , and put the result in register  $R_d$ , inserting zeros into the low order bits.

# Shift left logical, immediate

slli  $R_d$ ,  $R_s$ , Immediate

0001	R <sub>d</sub>	Rs	1010	Immediate
4	4	4	4	16

Shift the value in register  $R_s$  left by the unsigned value given by the least significant 5 bits of the immediate, and put the result in register  $R_d$ , inserting zeros into the low order bits.

## Shift right logical

 $srl R_d$ ,  $R_s$ ,  $R_t$ 

0000	$R_d$	$R_s$	1100	0000 0000 0000	$R_t$
1	1	1	1	19	1

Shift the value in register  $R_s$  right by the unsigned value given by the least significant 5 bits of register  $R_t$ , and place the result in register  $R_d$ , inserting zeros into the high order bits.

## Shift right logical, immediate

srli R<sub>d</sub>, R<sub>s</sub>, Immediate

0001	Rd	Rs	1100	Immediate
4	4	4	4	16

Shift the value in register  $R_s$  right by the unsigned value given by the least significant 5 bits of the immediate, and place the result in register  $R_d$ , inserting zeros into the high order bits.

## Shift right arithmetic

sra R<sub>d</sub>, R<sub>s</sub>, R<sub>t</sub>

0000	R <sub>d</sub>	Rs	1110	0000 0000 0000	Rt
4	4	4	4	12	4

Shift the value in register  $R_s$  right by the unsigned value given by the least significant 5 bits of register  $R_t$ , and place the result in register  $R_d$ , sign-extending the high order bits.

# Shift right arithmetic, immediate

srai  $\mathbf{R}_{\mathbf{d}}\text{, }\mathbf{R}_{\mathbf{S}}\text{, Immediate}$ 

0001	$R_d$	Rs	1110	Immediate
4	4	4	4	16

Shift the value in register  $R_s$  right by the unsigned value given by the least significant 5 bits of the immediate, and place the result in register  $R_d$ , sign-extending the high order bits.

## Test instructions

## Set on less than

slt R<sub>d</sub>, R<sub>s</sub>, R<sub>t</sub>

0010	$R_d$	$R_s$	0000	0000 0000 0000	$\mathtt{R}_{t}$	
4	4	4	4	12	4	

Set register R<sub>d</sub> to 1 if register R<sub>s</sub> is less than register R<sub>t</sub> according to a signed comparison, and 0 otherwise.

# Set on less than immediate

slti  $R_d$ ,  $R_s$ , Immediate

0011	Rd	Rs	0000	Immediate
4	4	4	4	16

Set register  $R_d$  to 1 if register  $R_s$  is less than the sign-extended immediate according to a signed comparison, and 0 otherwise.

# Set on less than, unsigned

sltu  $R_d$ ,  $R_s$ ,  $R_t$ 

00	10	$R_d$	Rs	0001	0000 0000 0000	Rt
4	:	4	4	4	12	4

Set register  $R_d$  to 1 if register  $R_s$  is less than register  $R_t$  according to an unsigned comparison, and 0 otherwise.

# Set on less than, unsigned, immediate

sltui  $R_d$ ,  $R_s$ , Immediate

0011	Rd	Rs	0001	Immediate
4	4	4	4	16

Set register  $R_d$  to 1 if register  $R_s$  is less than the zero-extended immediate according to an unsigned comparison, and 0 otherwise.

## Set on greater than

sgt R<sub>d</sub>, R<sub>s</sub>, R<sub>t</sub>

0010	Rd	Rs	0010	0000 0000 0000	Rt
4	4	4	4	12	4

Set register  $R_d$  to 1 if register  $R_s$  is greater than register  $R_t$  according to a signed comparison, and 0 otherwise.

## Set on greater than, immediate

sgti  $\mathbf{R}_{\mathbf{d}},~\mathbf{R}_{\mathbf{s}},~\mathbf{Immediate}$ 

0011	R <sub>d</sub>	Rs	0010	Immediate
4	4	4	4	16

Set register  $R_d$  to 1 if register  $R_s$  is greater than the sign-extended immediate according to a signed comparison, and 0 otherwise.

# Set on greater than, unsigned

sgtu R<sub>d</sub>, R<sub>s</sub>, R<sub>t</sub>

0010	R <sub>d</sub>	Rs	0011	0000 0000 0000	Rt
4	4	4	4	12	4

Set register  $R_d$  to 1 if register  $R_s$  is greater than register  $R_t$  according to an unsigned comparison, and 0 otherwise.

## Set on greater than, unsigned, immediate

sgtui R<sub>d</sub>, R<sub>s</sub>, Immediate

0011	R <sub>d</sub>	Rs	0011	Immediate
1	1	1	1	16

Set register  $R_{\rm d}$  to 1 if register  $R_{\rm s}$  is greater than the zero-extended immediate according to an unsigned comparison, and 0 otherwise.

## Set on less than or equal to

sle R<sub>d</sub>, R<sub>s</sub>, R<sub>t</sub>

0010	$R_d$	Rs	0100	0000 0000 0000	Rt
4	4	4	4	12	4

Set register  $R_d$  to 1 if register  $R_s$  is less than or equal to register  $R_t$  according to a signed comparison, and 0 otherwise.

# Set on less than or equal to, immediate

slei R<sub>d</sub>, R<sub>s</sub>, Immediate

0011	R <sub>d</sub>	Rs	0100	Immediate
4	4	4	4	16

Set register  $R_d$  to 1 if register  $R_s$  is less than or equal to the sign-extended immediate according to a signed comparison, and 0 otherwise.

# Set on less than or equal to, unsigned

sleu R<sub>d</sub>, R<sub>s</sub>, R<sub>t</sub>

0010	Rd	Rs	0101	0000 0000 0000	R <sub>t</sub>
4	4	4	4	12	4

Set register  $R_d$  to 1 if register  $R_s$  is less than or equal to register  $R_t$  according to an unsigned comparison, and 0 otherwise.

## Set on less than or equal to, unsigned, immediate

sleui  $\mathbf{R}_{d}\text{, }\mathbf{R}_{s}\text{, }Immediate$ 

0011	R <sub>d</sub>	Rs	0101	Immediate
4	4	4	4	16

Set register  $R_d$  to 1 if register  $R_s$  is less than or equal to the zero-extended immediate according to an unsigned comparison, and 0 otherwise.

# Set on greater than or equal to

sge R<sub>d</sub>, R<sub>s</sub>, R<sub>t</sub>

0010	Rd	Rs	0110	0000 0000 0000	Rt
4	4	4	4	12	4

Set register  $R_d$  to 1 if register  $R_s$  is greater than or equal to register  $R_t$  according to a signed comparison, and 0 otherwise.

## Set on greater than or equal to immediate

sgei  $R_d$ ,  $R_s$ , Immediate

0011	R <sub>d</sub>	Rs	0110	Immediate
1	1	1	1	16

Set register  $R_d$  to 1 if register  $R_s$  is greater than or equal to the sign-extended immediate according to a signed comparison, and 0 otherwise.

## Set on greater than or equal to, unsigned

sgeu R<sub>d</sub>, R<sub>s</sub>, R<sub>t</sub>

0010	$R_d$	Rs	0111	0000 0000 0000	R <sub>t</sub>
4	4	4	4	12	4

Set register  $R_d$  to 1 if register  $R_s$  is greater than or equal to register  $R_t$  according to an unsigned comparison, and 0 otherwise.

# Set on greater than or equal to, unsigned, immediate

sgeui R<sub>d</sub>, R<sub>s</sub>, Immediate

0011	R <sub>d</sub>	Rs	0111	Immediate
4	4	4	4	16

Set register  $R_d$  to 1 if register  $R_s$  is greater than or equal to the zero-extended immediate according to an unsigned comparison, and 0 otherwise.

## Set on equal to

seq  $R_d$ ,  $R_s$ ,  $R_t$ 

0010	Rd	Rs	1000	0000 0000 0000	Rt
4	4	4	4	12	4

Set register  $R_d$  to 1 if register  $R_s$  is equal to register  $R_t$  according to a signed comparison, and 0 otherwise.

# Set on equal to immediate

seqi  $\mathbf{R}_{\mathbf{d}}$ ,  $\mathbf{R}_{\mathbf{S}}$ , Immediate

0011	R <sub>d</sub>	Rs	1000	Immediate
4	4	4	4	16

Set register  $R_d$  to 1 if register  $R_s$  is equal to the sign-extended immediate according to a signed comparison, and 0 otherwise.

## Set on equal to, unsigned

sequ R<sub>d</sub>, R<sub>s</sub>, R<sub>t</sub>

0010	R <sub>d</sub>	Rs	1001	0000 0000 0000	Rt
4	4	4	4	12	4

Set register  $R_d$  to 1 if register  $R_s$  is equal to register  $R_t$  according to an unsigned comparison, and 0 otherwise.

## Set on equal to, unsigned, immediate

sequi R<sub>d</sub>, R<sub>s</sub>, Immediate

0011	R <sub>d</sub>	Rs	1001	Immediate
1	1	1	1	16

Set register  $R_d$  to 1 if register  $R_s$  is equal to the zero-extended immediate according to an unsigned comparison, and 0 otherwise.

## Set on not equal to

sne R<sub>d</sub>, R<sub>s</sub>, R<sub>t</sub>

0010	$R_d$	Rs	1010	0000 0000 0000	Rt
4	4	4	4	12	4

Set register  $R_{\rm d}$  to 1 if register  $R_{\rm s}$  is not equal to register  $R_{\rm t}$  according to a signed comparison, and 0 otherwise.

# Set on not equal to immediate

snei R<sub>d</sub>, R<sub>s</sub>, Immediate

0011	R <sub>d</sub>	Rs	1010	Immediate
4	4	4	4	16

Set register  $R_d$  to 1 if register  $R_s$  is not equal to the sign-extended immediate according to a signed comparison, and 0 otherwise.

# Set on not equal to, unsigned

sneu R<sub>d</sub>, R<sub>s</sub>, R<sub>t</sub>

0010	Rd	Rs	1011	0000 0000 0000	Rt
4	4	4	4	12	4

Set register  $R_d$  to 1 if register  $R_s$  is not equal to register  $R_t$  according to an unsigned comparison, and 0 otherwise.

# Set on not equal to, unsigned, immediate

sneui  $\mathbf{R}_{\mathrm{d}}\text{, }\mathbf{R}_{\mathrm{s}}\text{, }\mathrm{Immediate}$ 

0011	Rd	Rs	1011	Immediate
4	4	4	4	16

Set register  $R_d$  to 1 if register  $R_s$  is not equal to the zero-extended immediate according to an unsigned comparison, and 0 otherwise.

# **Branch instructions**

# Jump

j Address

0100	0000	0000	Address
4	4	4	20

Unconditionally jump to the instruction whose address is given by the address field.

## Jump to register

jr R<sub>s</sub>

0101	0000	Rs	0000 0000 0000 0000 0000
4	4	4	20

Unconditionally jump to the instruction whose address is in the least significant 20 bits of register R<sub>s</sub>.

# Jump and link

jal Address

0110	0000	0000	Address
4	4	4	20

Unconditionally jump to the instruction whose address is given by the address field. Save the address of the next instruction in register \$ra.

# Jump and link register

jalr R<sub>s</sub>

0111	0000	Rs	0000 0000 0000 0000 0000
4	4	4	20

Unconditionally jump to the instruction whose address is in the least significant 20 bits of register  $R_s$ . Save the address of the next instruction in register  $rac{3}{2}$ ra.

## Branch on equal to zero

beqz  $R_s$ , Offset

1010	0000	Rs	Offset
4	4	4	20

Conditionally branch the number of instructions specified by the sign-extended offset if register  $R_s$  is equal to 0.

## Branch on not equal to zero

bnez  $R_s$ , Offset

1011	0000	Rs	Offset
4	4	4	$2\overline{0}$

Conditionally branch the number of instructions specified by the sign-extended offset if register  $R_{\rm S}$  is not equal to 0.

# Memory instructions

# Load word

lw  $R_d$ , Offset( $R_s$ )

1000	Rd	Rs	Offset
4	4	4	20

Add the contents of register  $R_s$  and the sign-extended offset to give an effective address. Load the contents of the memory location specified by this effective address into register  $R_d$ .

# Store word

sw  $R_d$ , Offset( $R_s$ )

1001	$R_d$	Rs	Offset
4	4	4	20

Add the contents of register  $R_s$  and the sign-extended offset to give an effective address. Store the contents of register  $R_d$  into the memory location specified by this effective address.

# Special instructions

# Move general register to special register movgs $R_d$ , $R_s$

0011	$R_d$	Rs	1100	0000 0000 0000 0000
$\overline{4}$	$\overline{4}$	4	$\overline{4}$	16

Copy the contents of general purpose register  $R_s$  into special purpose register  $R_d$ .

# Move special register to general register movsg $R_d$ , $R_s$

0011	R <sub>d</sub>	Rs	1101	0000 0000 0000 0000
4	4	4	4	16

Copy the contents of special purpose register  $R_{\rm s}$  into general purpose register  $R_{\rm d}$ .

# Break break

0010	0000	0000	1100	0000 0000 0000 0000	
4	4	4	4	16	

Generate a breakpoint exception, transferring control to the exception handler.

# System call

syscall

0010	0000	0000	1101	0000 0000 0000 0000	
4	4	4	4	16	

Generate a system call exception, transferring control to the exception handler.

# Return from exception

rfe

0010	0000	0000	1110	0000 0000 0000 0000	
4	4	4	4	16	

Restore the saved interrupt enable and kernel/user mode bits and jump to the instruction at the address specified in the special register **\$ear**.

# Instruction Set Reference Table

Assembler	Machine code	Function	Description
add R <sub>d</sub> , R <sub>s</sub> , R <sub>t</sub>	0000 dddd ssss 0000 0000 0000 0000 tttt	$R_{\rm d} \leftarrow R_{\rm s} + R_{\rm t}$	Add
addi R <sub>d</sub> , R <sub>s</sub> , immed	0001 dddd ssss 0000 iiii iiii iiii iiii	$R_{\rm d} \leftarrow R_{\rm s} + \int (immed)$	Add Immediate
addu R <sub>d</sub> , R <sub>s</sub> , R <sub>t</sub>	0000 dddd ssss 0001 0000 0000 0000 tttt	$R_{\rm d} \leftarrow R_{\rm s} + R_{\rm t}$	Add Unsigned
addui $R_d$ , $R_s$ , immed	0001 dddd ssss 0001 iiii iiii iiii iiii	$R_{\rm d} \leftarrow R_{\rm s} + immed$	Add Unsigned Immediate
sub R <sub>d</sub> , R <sub>s</sub> , R <sub>t</sub>	0000 dddd ssss 0010 0000 0000 0000 tttt	$R_{\rm d} \leftarrow R_{\rm s} - R_{\rm t}$	Subtract
subi R <sub>d</sub> , R <sub>s</sub> , immed	0001 dddd ssss 0010 iiii iiii iiii iiii	$R_{\rm d} \leftarrow R_{\rm s} - \int (immed)$	Subtract Immediate
subu R <sub>d</sub> , R <sub>s</sub> , R <sub>t</sub>	0000 dddd ssss 0011 0000 0000 0000 tttt	$R_{\rm d} \leftarrow R_{\rm s} - R_{\rm t}$	Subtract Unsigned
subui $R_d$ , $R_s$ , immed	0001 dddd ssss 0011 iiii iiii iiii iiii	$R_{\rm d} \leftarrow R_{\rm s} - immed$	Subtract Unsigned Immediate
mult R <sub>d</sub> , R <sub>s</sub> , R <sub>t</sub>	0000 dddd ssss 0100 0000 0000 0000 tttt	$R_{\rm d} \leftarrow R_{\rm s} \times R_{\rm t}$	Multiply
multi R <sub>d</sub> , R <sub>s</sub> , immed	0001 dddd ssss 0100 iiii iiii iiii iiii	$R_{\rm d} \leftarrow R_{\rm s} \times \int (immed)$	Multiply Immediate
multu R <sub>d</sub> , R <sub>s</sub> , R <sub>t</sub>	0000 dddd ssss 0101 0000 0000 0000 tttt	$R_{\rm d} \leftarrow R_{\rm s} \times R_{\rm t}$	Multiply Unsigned
multui $R_d$ , $R_s$ , immed	0001 dddd ssss 0101 iiii iiii iiii iiii	$R_{\rm d} \leftarrow R_{\rm s} \times immed$	Multiply Unsigned Immediate
div R <sub>d</sub> , R <sub>s</sub> , R <sub>t</sub>	0000 dddd ssss 0110 0000 0000 0000 tttt	$R_{\rm d} \leftarrow R_{\rm s} \div R_{\rm t}$	Divide
divi R <sub>d</sub> , R <sub>s</sub> , immed	0001 dddd ssss 0110 iiii iiii iiii iiii	$R_{\rm d} \leftarrow R_{\rm s} \div \int (immed)$	Divide Immediate
divu R <sub>d</sub> , R <sub>s</sub> , R <sub>t</sub>	0000 dddd ssss 0111 0000 0000 0000 tttt	$R_{\rm d} \leftarrow R_{\rm s} \div R_{\rm t}$	Divide Unsigned
divui $R_d$ , $R_s$ , immed	0001 dddd ssss 0111 iiii iiii iiii iiii	$R_{\rm d} \leftarrow R_{\rm s} \div immed$	Divide Unsigned Immediate
rem R <sub>d</sub> , R <sub>s</sub> , R <sub>t</sub>	0000 dddd ssss 1000 0000 0000 0000 tttt	$R_{\rm d} \leftarrow R_{\rm s} \% R_{\rm t}$	Remainder
remi R <sub>d</sub> , R <sub>s</sub> , immed	0001 dddd ssss 1000 iiii iiii iiii iiii	$R_{\rm d} \leftarrow R_{\rm s} \% \int (immed)$	Remainder Immediate
remu R <sub>d</sub> , R <sub>s</sub> , R <sub>t</sub>	0000 dddd ssss 1001 0000 0000 0000 tttt	$R_{\rm d} \leftarrow R_{\rm s} \% R_{\rm t}$	Remainder Unsigned
remui $R_d$ , $R_s$ , immed	0001 dddd ssss 1001 iiii iiii iiii iiii	$R_{\rm d} \leftarrow R_{\rm s} \% \ immed$	Remainder Unsigned Immediate
lhi R <sub>d</sub> , immed	0011 dddd ssss 1110 iiii iiii iiii iiii	$R_{\rm d} \leftarrow immed \ll 16$	Load High Immediate
la R <sub>d</sub> , address	1100 dddd 0000 aaaa aaaa aaaa aaaa	$R_{\rm d} \leftarrow address$	Load Address

Table 1: Arithmetic Instructions

and R <sub>d</sub> , R <sub>s</sub> , R <sub>t</sub>	0000 dddd ssss 1011 0000 0000 0000 tttt	$R_{\rm d} \leftarrow R_{\rm s} \ AND \ R_{\rm t}$	Bitwise AND
andi $R_{\rm d}$ , $R_{\rm s}$ , immed	0001 dddd ssss 1011 iiii iiii iiii iiii	$R_{\rm d} \leftarrow R_{\rm s} \; AND \; immed$	Bitwise AND Immediate
or R <sub>d</sub> , R <sub>s</sub> , R <sub>t</sub>	0000 dddd ssss 1101 0000 0000 0000 tttt	$R_{\rm d} \leftarrow R_{\rm s} \ OR \ R_{\rm t}$	Bitwise OR
ori $R_d$ , $R_s$ , immed	0001 dddd ssss 1101 iiii iiii iiii	$R_{\rm d} \leftarrow R_{\rm s} \; OR \; immed$	Bitwise OR Immediate
xor R <sub>d</sub> , R <sub>s</sub> , R <sub>t</sub>	0000 dddd ssss 1111 0000 0000 0000 tttt	$R_{\rm d} \leftarrow R_{\rm s} \ XOR \ R_{\rm t}$	Bitwise XOR
$xori R_d$ , $R_s$ , immed	0001 dddd ssss 1111 iiii iiii iiii iiii	$R_{\rm d} \leftarrow R_{\rm s} \; XOR \; immed$	Bitwise XOR Immediate
sll R <sub>d</sub> , R <sub>s</sub> , R <sub>t</sub>	0000 dddd ssss 1010 0000 0000 0000 tttt	$R_{\rm d} \leftarrow R_{\rm s} \ll R_{\rm t}$	Shift Left Logical
slli $R_d$ , $R_s$ , immed	0001 dddd ssss 1010 iiii iiii iiii iiii	$R_{\rm d} \leftarrow R_{\rm s} \ll immed$	Shift Left Logical Immediate
srl R <sub>d</sub> , R <sub>s</sub> , R <sub>t</sub>	0000 dddd ssss 1100 0000 0000 0000 tttt	$R_{\rm d} \leftarrow R_{\rm s} \gg R_{\rm t}$	Shift Right Logical
srli R <sub>d</sub> , R <sub>s</sub> , immed	0001 dddd ssss 1100 iiii iiii iiii iiii	$R_{\rm d} \leftarrow R_{\rm s} \gg immed$	Shift Right Logical Immediate
sra R <sub>d</sub> , R <sub>s</sub> , R <sub>t</sub>	0000 dddd ssss 1110 0000 0000 0000 tttt	$R_{\rm d} \leftarrow \int (R_{\rm s} \gg R_{\rm t})$	Shift Right Arithmetic
srai $R_d$ , $R_s$ , immed	0001 dddd ssss 1110 iiii iiii iiii iiii	$R_{\rm d} \leftarrow \int (R_{\rm s} \gg immed)$	Shift Right Arithmetic Immediate

Table 2: Bitwise Instructions

slt R <sub>d</sub> , R <sub>s</sub> , R <sub>t</sub>	0010 dddd ssss 0000 0000 0000 0000 tttt	$R_{\rm d} \leftarrow R_{\rm s} < R_{\rm t}$	Set on Less than
slti $R_d$ , $R_s$ , immed	0011 dddd ssss 0000 iiii iiii iiii iiii	$R_{\rm d} \leftarrow R_{\rm s} < \int (immed)$	Set on Less than Immediate
sltu R <sub>d</sub> , R <sub>s</sub> , R <sub>t</sub>	0010 dddd ssss 0001 0000 0000 0000 tttt	$R_{\rm d} \leftarrow R_{\rm s} < R_{\rm t}$	Set on Less than Unsigned
sltui R <sub>d</sub> , R <sub>s</sub> , immed	0011 dddd ssss 0001 iiii iiii iiii iiii	$R_{\rm d} \leftarrow R_{\rm s} < immed$	Set on Less than Unsigned Immediate
sgt R <sub>d</sub> , R <sub>s</sub> , R <sub>t</sub>	0010 dddd ssss 0010 0000 0000 0000 tttt	$R_{\rm d} \leftarrow R_{\rm s} > R_{\rm t}$	Set on Greater than
sgti R <sub>d</sub> , R <sub>s</sub> , immed	0011 dddd ssss 0010 iiii iiii iiii iiii	$R_{\rm d} \leftarrow R_{\rm s} > \int (immed)$	Set on Greater than Immediate
sgtu R <sub>d</sub> , R <sub>s</sub> , R <sub>t</sub>	0010 dddd ssss 0011 0000 0000 0000 tttt	$R_{\rm d} \leftarrow R_{\rm s} > R_{\rm t}$	Set on Greater than Unsigned
sgtui R <sub>d</sub> , R <sub>s</sub> , immed	0011 dddd ssss 0011 iiii iiii iiii	$R_{\rm d} \leftarrow R_{\rm s} > immed$	Set on Greater than Unsigned Immediate
sle R <sub>d</sub> , R <sub>s</sub> , R <sub>t</sub>	0010 dddd ssss 0100 0000 0000 0000 tttt	$R_{\rm d} \leftarrow R_{\rm s} \leq R_{\rm t}$	Set on Less than or Equal
slei R <sub>d</sub> , R <sub>s</sub> , immed	0011 dddd ssss 0100 iiii iiii iiii iiii	$R_{\rm d} \leftarrow R_{\rm s} \leq \int (immed)$	Set on Less or Equal Immediate
sleu R <sub>d</sub> , R <sub>s</sub> , R <sub>t</sub>	0010 dddd ssss 0101 0000 0000 0000 tttt	$R_{\rm d} \leftarrow R_{\rm s} \leq R_{\rm t}$	Set on Less or Equal Unsigned
sleui R <sub>d</sub> , R <sub>s</sub> , immed	0011 dddd ssss 0101 iiii iiii iiii iiii	$R_{\rm d} \leftarrow R_{\rm s} \leq immed$	Set on Less or Equal Unsigned Imm
sge R <sub>d</sub> , R <sub>s</sub> , R <sub>t</sub>	0010 dddd ssss 0110 0000 0000 0000 tttt	$R_{\rm d} \leftarrow R_{\rm s} \geq R_{\rm t}$	Set on Greater than or Equal
sgei $R_d$ , $R_s$ , immed	0011 dddd ssss 0110 iiii iiii iiii	$R_{\rm d} \leftarrow R_{\rm s} \geq \int (immed)$	Set on Greater or Equal Immediate
sgeu R <sub>d</sub> , R <sub>s</sub> , R <sub>t</sub>	0010 dddd ssss 0111 0000 0000 0000 tttt	$R_{\rm d} \leftarrow R_{\rm s} \geq R_{\rm t}$	Set on Greater or Equal Unsigned
sgeui R <sub>d</sub> , R <sub>s</sub> , immed	0011 dddd ssss 0111 iiii iiii iiii	$R_{\rm d} \leftarrow R_{\rm s} \geq immed$	Set on Greater or Equal Unsigned Imm
seq R <sub>d</sub> , R <sub>s</sub> , R <sub>t</sub>	0010 dddd ssss 1000 0000 0000 0000 tttt	$R_{\rm d} \leftarrow R_{\rm s} = R_{\rm t}$	Set on Equal
seqi R <sub>d</sub> , R <sub>s</sub> , immed	0011 dddd ssss 1000 iiii iiii iiii iiii	$R_{\rm d} \leftarrow R_{\rm s} = \int (immed)$	Set on Equal Immediate
sequ R <sub>d</sub> , R <sub>s</sub> , R <sub>t</sub>	0010 dddd ssss 1001 0000 0000 0000 tttt	$R_{\rm d} \leftarrow R_{\rm s} = R_{\rm t}$	Set on Equal Unsigned
sequi $R_{\rm d}$ , $R_{\rm s}$ , immed	0011 dddd ssss 1001 iiii iiii iiii	$R_{\rm d} \leftarrow R_{\rm s} = immed$	Set on Equal Unsigned Immediate
sne R <sub>d</sub> , R <sub>s</sub> , R <sub>t</sub>	0010 dddd ssss 1010 0000 0000 0000 tttt	$R_{\rm d} \leftarrow R_{\rm s} \neq R_{\rm t}$	Set on Not Equal
snei R <sub>d</sub> , R <sub>s</sub> , immed	0011 dddd ssss 1010 iiii iiii iiii iiii	$R_{\rm d} \leftarrow R_{\rm s} \neq \int (immed)$	Set on Not Equal Immediate
sneu R <sub>d</sub> , R <sub>s</sub> , R <sub>t</sub>	0010 dddd ssss 1011 0000 0000 0000 tttt	$R_{\rm d} \leftarrow R_{\rm s} \neq R_{\rm t}$	Set on Not Equal Unsigned
sneui R <sub>d</sub> , R <sub>s</sub> , immed	0011 dddd ssss 1011 iiii iiii iiii iiii	$R_{\rm d} \leftarrow R_{\rm s} \neq immed$	Set on Not Equal Unsigned Immediate

Table 3: Test Instructions

Branch Instructions						
j address	0100 0000 0000 aaaa aaaa aaaa aaaa	$PC \leftarrow Address$	Jump			
jr R <sub>s</sub>	0101 0000 ssss 0000 0000 0000 0000 0000	$PC \leftarrow R_{\rm s}$	Jump to Register			
jal address	0110 0000 0000 aaaa aaaa aaaa aaaa	$ra \leftarrow PC, PC \leftarrow Address$	Jump and Link			
jalr R <sub>s</sub>	0111 0000 ssss 0000 0000 0000 0000 0000	$ra \leftarrow PC, PC \leftarrow R_s$	Jump and Link Register			
beqz $R_s$ , offset	1010 0000 ssss 0000 0000 0000 0000 0000	$if(R_{\rm s}~=~0)~PC~\leftarrow~PC+offset$	Branch on equal to 0			
bnez $R_s$ , offset	1011 0000 ssss 0000 0000 0000 0000 $if(R_{ m s} \neq 0) \; PC \; \leftarrow \; PC + offset$		Branch on not equal to 0			
	Memory Instructions					
$lw R_d$ , offset( $R_s$ )	1000 dddd ssss oooo oooo oooo oooo	$R_{\rm d} \leftarrow MEM[R_{\rm s} + offset]$	Load word			
sw $R_d$ , offset( $R_s$ )	1001 dddd ssss oooo oooo oooo oooo	$MEM[R_{\rm s} + offset] \leftarrow R_{\rm d}$	Store word			
	Special Instructions					
movgs R <sub>d</sub> , R <sub>s</sub>	0011 0000 0000 1100 0000 0000 0000 0000	$R_{\rm d} \leftarrow R_{\rm s}$	Move General to Special Register			
movsg R <sub>d</sub> , R <sub>s</sub>	0011 0000 0000 1101 0000 0000 0000 0000	$R_{\rm d} \leftarrow R_{\rm s}$	Move Special to General Register			
break	0010 0000 0000 1100 0000 0000 0000 0000		Generate Break Point Exception			
syscall	0010 0000 0000 1101 0000 0000 0000 0000		Generate Syscall Exception			
rfe	0010 0000 0000 1110 0000 0000 0000 0000	$PC \leftarrow \$$ ear	Return from Exception			

Table 4: Other Instructions