



Modelsim CAD Software (1)


Modelsim是一套功能強大的模擬與驗證的軟體，它可模擬用HDL (VHDL或Verilog)所寫成的Code，並檢查語法是否正確，檢查的方式分成：文字輸出模式與波形輸出模式等兩種，一般採用波形輸出模式，由波形看出是否合乎要求。




Modelsim CAD Software (2)




How to Install Modelsim (1)



How to Install Modelsim (2)



How to Install Modelsim (3)




How to Install Modelsim (4)




How to Install Modelsim (5)




How to Install Modelsim (6)




How to Install Modelsim (7)




How to Install Modelsim (8)




How to Install Modelsim (9)



How to Install Modelsim (10)




How to Install Modelsim (11)




桌面上是否放置快捷徑?

How to Install Modelsim (12)



是否同意在執行路徑上配置執行資料夾?


How to Install Modelsim (13)



How to Install Modelsim (14)



How to Set License (1)




How to Set License (2)



把解壓縮後的Keygen.exe檔與license檔拷貝到” 桌面” 上
⇒ 執行Keygen.exe檔。

How to Set License (3)




```
C:\Documents and Settings\lgmsung\桌面\Keygen.exe

MENTOR GRAPHICS -ALL PRODUCTS-

Generating Checksums
Acquired Checksum #1: 0x9A39B9BC
Acquired Checksum #2: 0xAE43050E
Signing License
Completed!
Press Any Key to Continue....
```


解壓縮後的Keygen.exe檔執行結果
⇒ 關閉。

How to Set License (4)



由“檔案總管”進入在C:\下建立“flexlm”資料夾
⇒ 拷貝“license”到該目錄中。

How to Set License (5)




由“檔案總管”進入在C:\下建立“flexlm”資料夾
⇒ 拷貝“license”到該目錄中。

How to Set License (6)




How to Set License (7)




How to Use Modelsim (1)




How to Use Modelsim (2)




How to Use Modelsim (3)



How to Use Modelsim (4)




How to Use Modelsim (5)




務必記得要勾選 ⇒ “Copy to project directory”選項

How to Use Modelsim (6)



How to Use Modelsim (7)



ModelSim SE PLUS 6.1b

File Edit View Format Compile Simulate Add Tools Window Help

Workspace

Name	Status	Type	Order	Modified
FULLADD.V	✓	Verilog	1	06/22/99 09:5
FULLADD_test.v	✓	Verilog	0	09/30/05 01:0

VV表示已進行"Compile".

Project Library

Transcript


```
# // OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# // AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading project AAA
# Compile of FULLADD_test.v was successful.
# Compile of FULLADD.V was successful.
# 2 compiles, 0 failed with no errors.
```

ModelSim>


Project : AAA <No Design Loaded>

未出現紅字表示成功

How to Use Modelsim (8)



How to Use Modelsim (9)



How to Use Modelsim (10)

ModelSim SE PLUS 6.1b

File Edit View Format Compile Simulate Add Tools Window Help

Workspace

Name	Type	Path
work	Library	C:/Modeltech
fulladd	Module	C:/Modeltech
t	Module	C:/Modeltech
vital2000	Library	\$MODEL_TE
ieee	Library	\$MODEL_TE
modelsim_lib	Library	\$MODEL_TE
std	Library	\$MODEL_TE
std_developerskit	Library	\$MODEL_TE
synopsys	Library	\$MODEL_TE
verilog	Library	\$MODEL_TE

Obj

Name
in1
in2
carryin
sum

Start Simulation

Design VHDL Verilog Libraries SDF Others

Name	Type	Path
work	Library	C:/Modeltech_6.1b/examples/work
vital2000	Library	\$MODEL_TECH/./vital2000
ieee	Library	\$MODEL_TECH/./ieee
modelsim_lib	Library	\$MODEL_TECH/./modelsim_lib
std	Library	\$MODEL_TECH/./std
std_developerskit	Library	\$MODEL_TECH/./std_developerskit
synopsys	Library	\$MODEL_TECH/./synopsys
verilog	Library	\$MODEL_TECH/./verilog

Design Unit(s)

Resolution

default

Optimization

☐ Enable optimization

Optimization Options...

OK Cancel

或者

- ⇒指定” t”檔案
- ⇒選定” Simulation”
- ⇒Start Simulation
- ⇒打開” work”
- ⇒指定” t”檔案
- ⇒OK.

Transcript

```
# Load canceled
ModelSim> vsim work.t
# vsim work.t
```

How to Use Modelsim (11)

ModelSim SE PLUS 6.1b

File Edit View Format Compile Simulate Add Tools Window Help

Workspace

Name	Type	Path
work	Library	C:/Modeltech
fulladd	Module	C:/Modeltech
t	Module	C:/Modeltech
vital2000	Library	\$MODEL_TECH
ieee	Library	\$MODEL_TECH
modelsim_lib	Library	\$MODEL_TECH
std	Library	\$MODEL_TECH
std_developerskit	Library	\$MODEL_TECH
synopsys	Library	\$MODEL_TECH
verilog	Library	\$MODEL_TECH

Obj

Name
in1
in2
carryin
sum

Start Simulation

Design VHDL Verilog Libraries SDF Others

Name	Type	Path
work	Library	C:/Modeltech_6.1b/examples/work
fulladd	Module	C:/Modeltech_6.1b/examples/FULLAD
t	Module	C:/Modeltech_6.1b/examples/FULLAD
vital2000	Library	\$MODEL_TECH/./vital2000
ieee	Library	\$MODEL_TECH/./ieee
modelsim_lib	Library	\$MODEL_TECH/./modelsim_lib
std	Library	\$MODEL_TECH/./std
std_developerskit	Library	\$MODEL_TECH/./std_developerskit
synopsys	Library	\$MODEL_TECH/./synopsys

Design Unit(s)

work.t

Resolution

default

Optimization

☐ Enable optimization


Optimization Options...

OK Cancel


或者
=>指定"t"檔案
=>選定"Simulation"
=>Start Simulation
=>打開"work"
=>指定"t"檔案
=>OK.

Load canceled
ModelSim> vsim work.t
vsim work.t

How to Use Modelsim (12)



How to Use Modelsim (13)



How to Use Modelsim (14)

