中国科学院大学计算机学院专业选修课(硕博通用课程)

GPU架构与编程

第五课: CUDA编程(四)

赵地 中科院计算所 2024年秋季学期

讲授内容

- **▶** Related Programming Models: OpenCL
- > Related Programming Models: OpenACC
- >Multi-GPU: OpenMP
- > Related Programming Models: MPI

讲授内容:Related Programming Models: OpenCL

- ① OpenCL Data Parallelism Model
- 2 OpenCL Device Architecture
- 3 OpenCL Host Code


Background

- OpenCL was initiated by Apple and maintained by the Khronos Group (also home of OpenGL) as an industry standard API
 - For cross-platform parallel programming in CPUs, GPUs, DSPs, FPGAs,...
- OpenCL draws heavily on CUDA
 - Easy to learn for CUDA programmers
- OpenCL host code is much more complex and tedious due to desire to maximize portability and to minimize burden on vendors

The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License.

OpenCL Programs


- An OpenCL "program" is a C program that contains one or more "kernels" and any supporting routines that run on a target device
- An OpenCL kernel is the basic unit of parallel code that can be executed on a target device



he GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International Licens

OpenCL Execution Model

- -Integrated host+device app C program
 - -Serial or modestly parallel parts in host C code
 - -Highly parallel parts in device SPMD kernel C code



The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International Licens

Mapping between OpenCL and CUDA data parallelism model concepts

OpenCL Parallelism Concept	CUDA Equivalent
host	host
device	device
kernel	kernel
host program	host program
NDRange (index space)	grid
work item	thread
work group	block


The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License.

OpenCL Kernels

- Code that executes on target devices
- Kernel body is instantiated once for each work item
 - An OpenCL work item is equivalent to a CUDA thread
- Each OpenCL work item gets a unique index

Array of Work Items

- —An OpenCL kernel is executed by an array of work items
 - -All work items run the same code (SPMD)
 - -Each work item can call get_global_id() to get its index for computing memory addresses and make control decisions



Work Groups: Scalable Cooperation

- Divide monolithic work item array into work groups
 - -Work items within a work group cooperate via shared memory and barrier synchronization
 - -Work items in different work groups cannot cooperate
- OpenCL counter part of CUDA Thread Blocks

The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License.

OpenCL Dimensions and Indices

OpenCL API Call	Explanation	CUDA Equivalent
get_global_id(0);	global index of the work item in the x dimension	blockldx.x*blockDim.x+t hreadldx.x
get_local_id(0)	local index of the work item within the work group in the x dimension	threadldx.x
get_global_size(0);	size of NDRange in the x dimension	gridDim.x*blockDim.x
get_local_size(0);	Size of each work group in the x dimension	blockDim.x

The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International Licens

Multidimensional Work Indexing Work Group Global Size(0) Group ID 0,0 0,1 ... Work Item Wor

OpenCL Data Parallel Model Summary

- Parallel work is submitted to devices by launching kernels
- Kernels run over global dimension index ranges (NDRange), broken up into "work groups", and "work items"
- Work items executing within the same work group can synchronize with each other with barriers or memory fences
- Work items in different work groups can't sync with each other, except by terminating the kernel


he GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International Licens

讲授内容: Related Programming Models: OpenCL

- ① OpenCL Data Parallelism Model
- 2 OpenCL Device Architecture
- 3 OpenCL Host Code


OpenCL Hardware Abstraction

- OpenCL exposes CPUs, GPUs, and other Accelerators as "devices"
- Each device contains one or more "compute units", i.e. cores, Streaming Multicprocessors, etc...
- Each compute unit contains one or more SIMD "processing elements", (i.e. SP in CUDA)



The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License

OpenCL Device Architecture




OpenCL Device Memory Types

Memory Type	Host access	Device access	CUDA Equivalent
global memory	Dynamic allocation; Read/write access	No allocation; Read/write access by all work items in all work groups, large and slow but may be cached in some devices.	global memory
constant memory	Dynamic allocation; read/write access	Static allocation; read- only access by all work items.	constant memory
local memory	Dynamic allocation; no access	Static allocation; shared read-write access by all work items in a work group.	shared memory
private memory	No allocation; no access	Static allocation; Read/write access by a single work item.	registers and local memory

OpenCL Context

- -Contains one or more devices
- OpenCL device memory objects are associated with a context, not a specific device



The GPU Teachine Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License.

讲授内容: Related Programming Models: OpenCL

- ① OpenCL Data Parallelism Model
- 2 OpenCL Device Architecture
- 3 OpenCL Host Code

OpenCL Context

- Contains one or more devices
- OpenCL memory objects are associated with a context, not a specific device
- -clCreateBuffer() is the main data object allocation function
 - $\boldsymbol{-}$ error if an allocation is too large for any device in the context
- Each device needs its own work queue(s)
- Memory copy transfers are associated with a command queue (thus a specific device)

The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License.

OpenCL Context Setup Code (simple)

```
cl_int clerr = CL_SUCCESS;
cl_context clctx = clCreateContextFromType(0,
CL_DEVICE_TYPE_ALL, NULL, NULL, &clerr);

size_t parmsz;
clerr = clGetContextInfo(clctx, CL_CONTEXT_DEVICES, 0, NULL, &parmsz);

cl_device_id* cldevs = (cl_device_id *) malloc(parmsz);
clerr = clGetContextInfo(clctx, CL_CONTEXT_DEVICES, parmsz, cldevs, NULL);

cl_command_queue clcmdq = clCreateCommandQueue(clctx, cldevs[0], 0, &clerr);
```

OpenCL Kernel Compilation: vadd

```
const char* vaddsrc =
                            OpenCL kernel source code as a big string
      kernel void vadd( global rloat *d A,
                                                global float *d B,
 global float *d C, int N) { \n" [...etc and so forth...]
                             Gives raw source code string(s) to OpenCL
cl program clpgm;
clpgm = clCreateProgramWithSource(clctx, 1, &vaddsrc, NULL,
&clerr);
                                  Set compiler flags, compile source, and
char clcompileflags[4096];
                                  retrieve a handle to the "vadd" kernel
sprintf(clcompileflags, "-cl-mad-enable ,
clerr = clBuildProgram(clpgm, 0, NULL, clcompileflags, NULL,
NULL);
cl kernel clkern = clCreateKernel(clpgm, "vadd", &clerr);
```

OpenCL Device Memory Allocation

– clCreateBuffer();

- Allocates object in the device Global Memory
- Returns a pointer to the object
- Requires five parameters
 - OpenCL context pointer
 - Flags for access type by device (read/write, etc.)
 - Size of allocated object
 - Host memory pointer, if used in copy-from-host mode
 - Error code

-clReleaseMemObject()

- Frees object
 - Pointer to freed object

OpenCL Device Memory Allocation (cont.)


-Code example:

- -Allocate a 1024 single precision float array
- -Attach the allocated storage to d_a
- -"d_" is often used to indicate a device data structure

```
VECTOR_SIZE = 1024;
cl_mem d_a;
int size = VECTOR_SIZE* sizeof(float);

d_a = clCreateBuffer(clctx, CL_MEM_READ_ONLY, size, NULL,
    NULL);
...
clReleaseMemObject(d_a);
```

OpenCL Device Command Execution



GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License.

OpenCL Host-to-Device Data Transfer

- -clEnqueueWriteBuffer();
 - Memory data transfer to device
 - Requires nine parameters
 - OpenCL command queue pointer
 - Destination OpenCL memory buffer
 - Blocking flag
 - Offset in bytes
 - Size (in bytes) of written data
 - Source host memory pointer
 - List of events to be completed before execution of this command
 - Event object tied to this command

The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International Licens

OpenCL Device-to-Host Data Transfer

- -clEnqueueReadBuffer();
 - Memory data transfer to host
 - requires nine parameters
 - OpenCL command queue pointer
 - Source OpenCL memory buffer
 - Blocking flag
 - Offset in bytes
 - Size of bytes of read data
 - Destination host memory pointer
 - List of events to be completed before execution of this command
 - Event object tied to this command

The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License.

OpenCL Host-Device Data Transfer (cont.)

–Code example:

- -Transfer a 64 * 64 single precision float array
- –a is in host memory and d_a is in device memory

The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License

OpenCL Host-Device Data Transfer (cont.)

- clCreateBuffer and clEnqueueWriteBuffer can be combined into a single command using special flags.
- Eg:
- d_A=clCreateBuffer(clctxt,
- CL_MEM_READ_ONLY | CL_MEM_COPY_HOST_PTR,
 mem size, h A, NULL);
 - Combination of 2 flags here. CL_MEM_COPY_HOST_PTR to be used only if a valid host pointer is specified.
 - This creates a memory buffer on the device, and copies data from h_A into d_A.
 - Includes an implicit clenqueueWriteBuffer operation, for all devices/command queues tied to the context clctxt.

The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License

Device Memory Allocation and Data Transfer for yadd

The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License

Device Kernel Configuration Setting for vadd

```
clkern=clCreateKernel(clpgm, "vadd", NULL);

...

clerr= clSetKernelArg(clkern, 0,
sizeof(cl_mem),(void *)&d_A);

clerr= clSetKernelArg(clkern, 1,
sizeof(cl_mem),(void *)&d_B);

clerr= clSetKernelArg(clkern, 2,
sizeof(cl_mem),(void *)&d_C);

clerr= clSetKernelArg(clkern, 3, sizeof(int),
&N);
```

Device Kernel Launch and Remaining Code for vadd

讲授内容

- ➤ Related Programming Models: OpenCL
- **▶**Related Programming Models: OpenACC
- >Multi-GPU: OpenMP
- > Related Programming Models: MPI

讲授内容: Related Programming Models: OpenACC

- 1 Introduction to OpenACC
- 2 OpenACC Subtleties

OpenACC

- The OpenACC Application Programming Interface provides a set of
 - -compiler directives (pragmas)
 - -library routines and
 - -environment variables

that can be used to write data parallel Fortran, C and C++ programs that run on accelerator devices including GPUs and CPUs

The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License.

OpenACC Pragmas

- In C and C++, the #pragma directive is the method to provide to the compiler information that is not specified in the standard language.
 - -These pragmas extend the base language

The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License.

Vector Addition in OpenACC

```
void VecAdd(float * __restrict__ output, const
    float * input1, const float * input 2, int
    inputLength)

{
    #pragma acc parallel loop
    copyin(input1[0:inputLength],input2[0:inputLengt
h]), copyout(output[0:inputLength])

    for(i = 0; i < inputLength; ++i) {
        output[i] = input1[i] + input2[i];
    }
}</pre>
```

Simple Matrix-Matrix Multiplication in OpenACC

```
1. void computeAcc(float *P, const float *M, const float *N, int Mh, int Mw, int Nw)
3. #pragma acc parallel loop copyin(M[0:Mh*Mw]) copyin(N[0:Mw*Nw]) copyout(P[0:Mh*Nw])
4. for (int i=0; i<Mh; i++) {
     #pragma acc loop
       for (int j=0; j<Nw; j++) {
6.
            float sum = 0;
            for (int k=0; k < Mw; k++) {
                 float a = M[i*Mw+k];
                  float b = N[k*Nw+j];
                  sum += a*b;
11.
12.
            P[i*Nw+j] = sum;
13.
14.
         }
15. }
16. }
```

Some Observations (1)

```
1. void computeAcc(float *P, const float *M, const float *N, int Mh, int Mw, int Nw)
2. {
3. #pragma acc parallel loop copyin(M[0:Mh*Mw]) copyin(N[0:Mw*Nw]) copyout(P[0:Mh*Nw])
4. for (int i=0; i<Mh; i++) {
   #pragma acc loop
    for (int j=0; j<Nw; j++) {
                                     The code is almost
6.
7.
      float sum = 0;
                                     identical to the
8.
      for (int k=0; k<Mw; k++) {
                                     sequential version,
         float a = M[i*Mw+k];
10.
          float b = N[k*Nw+j];
                                     except for the two
11.
          sum += a*b;
                                     lines with #pragma at
12.
13.
       P[i*Nw+j] = sum;
                                     line 3 and line 5.
14.
15. }
16. }
```

Some Observations (2)

```
3. #pragma acc parallel loop copyin(M[0:Mh*Mw]) copyin(N[0:Mw*Nw]) copyout(P[0:Mh*Nw])
4. for (int i=0; i<Mh; i++) {
    #pragma acc loop
     for (int j=0; j<Nw; j++) {
7.
        float sum = 0;
        for (int k=0; k<Mw; k++) {
           float a = M[i*Mw+k];
            float b = N[k*Nw+j];
11.
            sum += a*b:
12.
13.
         P[i*Nw+j] = sum;
14.
      }
15. }
16. }
```

2. {

The #pragma at line 3 tells the compiler to generate code for the 'i' loop at line 4 through 15 so that the loop iterations are executed at the first level of parallelism on the accelerator.

1. void computeAcc(float *P, const float *M, const float *N, int Mh, int Mw, int Nw)

Some Observations (3)

```
1. void computeAcc(float *P, const float *M, const float *N, int Mh, int Mw, int Nw)
2. {

    #pragma acc parallel loop copyin(M[0:Mh*Mw]) copyin(N[0:Mw*Nw]) copyout(P[0:Mh*Nw])

4. for (int i=0; i<Mh; i++) {
    #pragma acc loop
     for (int j=0; j<Nw; j++) {
7.
        float sum = 0;
        for (int k=0; k<Mw; k++) {
            float a = M[i*Mw+k];
10.
             float b = N[k*Nw+j];
11.
             sum += a*b;
12.
13.
         P[i*Nw+j] = sum;
14.
15. }
```

16.}

The copyin() clause and the copyout() clause specify how the compiler should arrange for the matrix data to be transferred between the host and the accelerator.

Some Observations (4)

```
1. void computeAcc(float *P, const float *M, const float *N, int Mh, int Mw, int Nw)
2. {
3. #pragma acc parallel loop copyin(M[0:Mh*Mw]) copyin(N[0:Mw*Nw])
   copyout(P[0:Mh*Nw])
4. for (int i=0; i<Mh; i++) {
5. #pragma acc loop
     for (int j=0; j<Nw; j++) {
7.
        float sum = 0;
8.
        for (int k=0; k<Mw; k++) {
9.
           float a = M[i*Mw+k];
10.
             float b = N[k*Nw+j];
11.
            sum += a*b;
12.
13.
         P[i*Nw+j] = sum;
14.
      }
15. }
16.}
```

Motivation


- OpenACC programmers can often start with writing a sequential version and then annotate their sequential program with OpenACC directives.
 - leave most of the details in generating a kernel, memory allocation, and data transfers to the OpenACC compiler.
- -OpenACC code can be compiled by non-OpenACC compilers by ignoring the pragmas.


 Tect/U Teaching Kit is Icensed by NVIDIA and the University of Illinois under the Creative Common Altribution-NonCommercial 40 International License.

Frequently Encountered Issues

- Some OpenACC pragmas are hints to the OpenACC compiler, which may or may not be able to act accordingly
 - The performance of an OpenACC program depends heavily on the quality of the compiler.
 - —It may be hard to figure out why the compiler cannot act according to your hints
 - The uncertainty is much less so for CUDA or OpenCL programs

The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License.





讲授内容: Related Programming Models: OpenACC

- ① Introduction to OpenACC
- 2 OpenACC Subtleties

Parallel vs. Loop Constructs

24

More on Parallel Construct

#pragma acc parallel copyout(a) num_gangs(1024)
num_workers(32)

1024*32 workers will be created. a=23 will be executed redundantly by all 1024 gang leads

- A parallel construct is executed on an accelerator
- One can specify the number of gangs and number of workers in each gang
 - Equivalent to CUDA blocks and threads

The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License

What Does Each "Gang Loop" Do?

```
#pragma acc parallel
num_gangs(1024)
{
    for (int i=0; i<2048;
i++) {
        ...
    }
}</pre>
```

```
#pragma acc parallel
num_gangs(1024)
{
#pragma acc loop gang
  for (int i=0; i<2048; i++) {
     ...
}</pre>
```

GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License.

Worker Loop

instance of foo()

A More Substantial Example

-Statements 1, 3, 5, 6 are redundantly executed by 32 gangs

```
#pragma acc parallel num_gangs(32)
{
    Statement 1;
    #pragma acc loop gang
    for (int i=0; i<n; i++) {
        Statement 2;
    }
    . . .
}</pre>
```

A More Substantial Example

- The iterations of the n and m for-loop iterations are distributed to 32 gangs
- Each gang could further distribute the iterations to its workers
 - The number of workers in each gang will be determined by the compiler/runtime

The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License.

A More Substantial Example

```
#pragma acc parallel
num_gangs(32)
{
    Statement 1;
    #pragma acc loop gang
    for (int i=0; i<n; i++) {
        Statement 2;
    }
    . . . .
}</pre>
```

e GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License.

Avoiding Redundant Execution

- Statements 1, 3, 5, 6will be executed only once
- Iterations of the n and m loops will be distributed to 32 workers

```
#pragma acc parallel num_gangs(1)
num_workers(32)
{
    Statement 1;
    #pragma acc loop worker
    for (int i=0; i<n; i++) {
        Statement 2;
    }
    Statement 3;
    #pragma acc loop worker
    for (int i=0; i<m; i++) {
        Statement 4;
    }
    Statement 5;
    if (condition) Statement 6;
}</pre>
```

he GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International Licens

Kernel Regions

- Kernel constructs are descriptive of programmer intentions
 - The compiler has a lot of flexibility in its use of the information
- This is in contrast with Parallel, which is prescriptive of the action for the compile follow

```
#pragma acc kernels
{
    #pragma acc loop gang(1024)
    for (int i=0; i<2048; i++) {
        a[i] = b[i];
    }
    #pragma acc loop gang(512)
    for (int j=0; j<2048; j++) {
        c[j] = a[j]*2;
    }
    for (int k=0; k<2048; k++) {
        d[k] = c[k];
    }
}</pre>
```

GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License.

Kernel Regions

- Code in a kernel region can be broken into multiple CUDA/OpenCL kernels
- -The i, j, k loops can each become a kernel
 - The k-loop may even remain as host code
- Each kernel can have a different gang/worker configuration

```
#pragma acc kernels
{
    #pragma acc loop gang(1024)
    for (int i=0; i<2048; i++) {
        a[i] = b[i];
    }
    #pragma acc loop gang(512)
    for (int j=0; j<2048; j++) {
        c[j] = a[j]*2;
    }
    for (int k=0; k<2048; k++) {
        d[k] = c[k];
    }
}</pre>
```

讲授内容

- ➤ Related Programming Models: OpenCL
- ➤ Related Programming Models: OpenACC
- ► Multi-GPU: OpenMP
- > Related Programming Models: MPI

讲授内容: Multi-GPU: OpenMP

- ① OpenMP
- 2 Multi GPU Introduction I
- 3 Multi GPU Introduction II
- **4** Multi GPU patterns with OpenMP & Cooperative Groups

OpenMP


- A parallel programming model based on the concepts of multithreading and shared memory
- OpenMP programs consists on annotations written into the serial code, called directives
- Needs a compiler with OpenMP support, which will translate the directives to the actual parallel code
- Highly portable across systems
- Limited to a single computer, however it can handle several processors

The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License.

Differences between process and threaded parallelism


Process parallelism

- Uses local memory forcing each parallel worker to have its own memory space.
 - It needs explicit data sharing routines creating communication overhead.
- It's controlled by a main process.
- It can scale to multiple computers.
- Example: MPI (see Module 18)



Threaded parallelism

- Uses shared memory, enabling all parallel workers to access the same memory space.
- It's controlled by a main thread, with all threads running on a single process.
- It can't scale beyond a single computer.
- Example: OpenMP



The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License.

OpenMP parallel regions

- OpenMP is a directive based parallel programming model, meaning we annotate the code to introduce parallelism.
- The directive to create a parallel region is:
 - #pragma omp parallel
 - This pragma is added right before the block of code to parallelize.
 - This pragma runs the instructions inside the code block in each parallel thread.

-Example parallel behavior of calling a function inside a parallel region:

```
foo();

Thread 0 Thread 1 Thread 2
```

#pragma omp parallel



of the parallel region

The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International Licens

Parallelizing a "for" loop with OpenMP

- OpenMP is aware that in many cases "for" loops are a source for introducing parallelism, that is why it has special directives for loops
- To parallelize a for loop exists the directive:
 - #pragma omp parallel for
 - This pragma is added right before the for loop to parallelize.
 - An OpenMP compiler will identify the pragma and create a program where the loop is executed in parallel.

```
-Serial version of the vector
sum algorithm:
for(int i = 0; i < n; ++i) {
  c[i] = a[i] + b[i];
}</pre>
```

–Parallel OpenMP version of the vector sum algorithm:

```
#pragma omp parallel for
for(int i = 0; i < n; ++i) {
   c[i] = a[i] + b[i];
}</pre>
```

The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License

#pragma omp parallel for

- Each variable used inside the loop has a kind determining if it's accessible by other threads: shared, private, firstprivate, lastprivate
- Shared variables are accessible by every thread in the region
- Private variables are local to each thread and are not initialized
- Firstprivate behave similarly to private variables but are initialized with the value before the parallel region
- Unless otherwise stated, every variable outside the loop will be considered shared and every inside the loop will be considered private

The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License

OpenMP Synchronization

- By default every parallel region will wait until the region is finished before executing other instructions. To change this behavior use the nowait option when declaring the parallel region
- #pragma omp barrier specifies a synchronization point equivalent to __syncthreads() in CUDA, the pragma is not associated to a block of code

```
#pragma omp parallel for
for(int i = 0; i < n; ++i) {
   c[i] = a[i] + b[i];
   ...
#pragma omp barrier
   c[i] += i >= 1 ? c[i - 1] : 0;
}
```

The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License

OpenMP Sections

- Critical sections:
 - Are executed by only one thread at a time
 - Are associated to a block of code
 - #pragma omp critical
- Single sections:
 - Are executed by only one thread of the team
 - Are associated to a block of code
 - #pragma omp single

```
int a = 0;
int b = 0;
#pragma omp parallel num_threads(4)
{
    #pragma omp critical
    a += 1;
#pragma omp single
    b += 1;
}
```

- a final value is 4, because each thread executed the section one at a time
- b final value is 1, because only one thread executed the section

The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License

OpenMP API

- OpenMP in addition to the directives have an API, to control or obtain certain runtime parameters.
- As is the case with CUDA,
 OpenMP allows users to set
 the number of threads, get
 the number of threads and
 uniquely identify each
 thread.
- omp_set_num_threads(int):
 - Sets the desired number of threads to be used by the OpenMP runtime on subsequent parallel regions.
- omp_get_num_threads():
 - Returns the number of threads being used in the parallel region.
- omp_get_thread_num():
 - Returns a numeric identifier for the calling thread, with different threads having different identifiers.

The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License

Matrix Vector Multiplication OpenMP example

```
void tileMultiply(double* A, double* x, double y, int rows, int cols, int tileSize){
   int rid = omp_get_thread_num() * tileSize;
                                                        // Get the first row in the tile to compute
   for(int r = rid; r < min(rows, rid + tileSize); ++r) { // Iterate through the rows in the tile
        double sum = 0:
        for (int c = 0; c < cols; ++c)
           sum += A[r * cols + c] * x[c];
                                                           // Accumulate the dot product between r-
row and x
       y[r] = sum;
                                                                    // Store the result into the
result
#pragma omp parallel
                                                          // Create a parallel region
   int tnum = omp get num threads();
                                               // Get the number of threads executing the region
   int tileSize = (rows + tnum - 1) / tnum;
                                                    // Calculate the number of rows in a tile
    tileMultiply(A, x, t, rows, cols, tileSize);
                                                        // Dispatch the function calculating the
multiplication
```

Compiling an OpenMP program


- OpenMP compilers typically will ignore the OpenMP pragmas unless we specify the OpenMP flag.
- To use the API functions you need to include in the appropriate file:
 - #include <omp.h>
- Examples:
 - GCC & Clang: to compile an OpenMP annotated source file we use:
 - gcc <file to compile> -fopenmp
 - clang <file to compile> -fopenmp
 - Additionally if there are multiple OpenMP libraries, you may specify which version to use, for example -lgomp uses the GNU implementation.
 - NVCC: to compile an OpenMP annotated source file we use:
 - nvcc <options> -Xcompiler -fopenmp

The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License

讲授内容: Multi-GPU: OpenMP

- ① OpenMP
- 2 Multi GPU Introduction I
- 3 Multi GPU Introduction II
- Multi GPU patterns with OpenMP & Cooperative Groups


Schematic of a Multi GPU system



- The figure represents a system with 2 CPU's and 4 GPU's.
- •GPU's are numbered from 0 to n-1, where n is the number of GPU's.
- The CUDA driver always starts with a default active device.
- There are two broad types of Multi GPU communication:
 - Through the PCIE bus
 - Through NVLINK

The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License


CUDA host API calls for Multi GPU's



- •cudaSetDevice()
 - Set GPU device to use for device code execution on the active host thread.
 - •Requires one parameter:
 - An int with the device id number
 - •This function doesn't affect other host threads, meaning that setting the device on one thread will not set the device in other host threads. Also doesn't affect previous async calls.

The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License

CUDA host API calls for Multi GPU's



- cudaGetDevice()
 - Get GPU device being currently used by the active host thread.
 - Requires one parameter:
 - An int pointer to store the device id
- cudaGetDeviceCount()
 - Get the number of CUDA-capable devices in the system.
 - Requires one parameter:
 - An int pointer to store the device count

The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License

CUDA host API calls for Memory allocation with Multiple GPU's

To allocate or associate memory with a specific device using non-Managed CUDA-API calls, it's necessary to call cudaSetDevice() before doing the allocation call.

- cudaMalloc()
 - Allocates an object in the device global memory
 - Two parameters
 - Address of a pointer to the allocated object
 - Size of allocated object in terms of bytes

- cudaHostAlloc()
 - Allocates pinned memory on the host
 - Three parameters
 - Address of pointer to the allocated memory
 - Size of the allocated memory in bytes
 - Host Alloc flags

The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License

CUDA host API calls for Memory allocation with Multiple GPU's Unified Memory

- •If the flag cudaDevAttrConcurrentManagedAccess is set in all devices, then it's not necessary to call cudaSetDevice before the cudaMallocManaged call.
- •If the flag is not set but devices can access each others memory, then calling cudaSetDevice before the cudaMallocManaged call will establish the context for the managed memory on the active device.
 - With other devices accessing the data via PCIE at reduced bandwidth.

The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License.

CUDA runtime calls affected by cudaSetDevice

- If cudaSetDevice() was called before a kernel launching call, the kernel will execute in the active device.
 - It's crucial that every non managed memory being used in the kernel resides in the active device, otherwise an error will occur.
- •If cudaSetDevice() was called before a cudaStreamCreate(), then the stream will be associated with the active device.
- The synchronization functions: cudaDeviceSynchronize(), cudaStreamSynchronize() are also affected by cudaSetDevice(), synchronizing tasks only for the active device on the active host thread

The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License.


Putting it all together, vecAdd

```
float *m_A0, float *m_B0, *m_A1, float *m_B1, int n;
   int size = n * sizeof(float);
   cudaSetDevice(0);
                                                                         // Will set the active device to 0
   cudaMalloc((void**) &m_A0, size);
                                                          // Will allocate memory on device 0
   cudaMalloc((void**) &m_B0, size);
                                                          // Will allocate memory on device 0
   cudaSetDevice(1);
                                                                         // Will set the active device to 1
   cudaMalloc((void**) &m_A1, size);
                                                          // Will allocate memory on device 1
   cudaMalloc((void**) &m_B1, size);
                                                           // Will allocate memory on device 1
   // Memory initialization on the Host and memory transfers
  cudaSetDevice(0);
                                                                         // Set the device for kernel
execution
  vecAdd<<<gridDim, blockDim>>>(m A0,m B0);
                                                                         // Set the device for kernel
  cudaSetDevice(1);
execution
  vecAdd<<< gridDim, blockDim>>>(m_A1,m_B1);
   cudaFree(m_A0); cudaFree(m_B0);
   cudaFree(m_A1); cudaFree(m_B1);
```

讲授内容: Multi-GPU: OpenMP

- ① OpenMP
- 2 Multi GPU Introduction I
- 3 Multi GPU Introduction II
- Multi GPU patterns with OpenMP & Cooperative Groups


Memory transfers in a Multi GPU setup



- Involves transferring memory regions from one device to another, e.g. GPU0 to GPU1.
- There are three ways to do it:
 - Fully explicit memory transfers using cudaMemcpyPeerAsync, which requires the specification of the peer devices.
 - Partially explicit memory transfers using cudaMemcpy, relying on the unified address system.
 - Implicit peer memory access performed by the driver, without the need of explicit transfers.
- Not all three possibilities are available in every system.

The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International Licens

Explicit peer memory transfers CUDA host API functions



- cudaMemcpyPeerAsync()
 - Six parameters
 - Pointer to destination region on the destination device
 - Destination device id
 - Pointer to source region on the source device
 - Source device id
 - Number of bytes copied
 - CUDA stream

Transfer between devices is asynchronous

The GPU Teachine Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License.

Example: peer transfer cudaMemcpyPeerAsync

```
float *A0, *A1;
int size;


cudaSetDevice(0);  // Set active device to 0
cudaMalloc((void**) &A0, size);// Allocate memory on device 0
cudaSetDevice(1);  // Set active device to 1
cudaMalloc((void**) &A1, size);  // Allocate memory on device 1

// Initialize region A0 on device 0
cudaMemcpyPeerAsync(A1, 1, A0, 0, size, stream); // Copy the data on A0 on device 0 to the region A1 on device 1

cudaSetDevice(1);  // Set the device for kernel execution
kernel<<<gri>cridDim, blockDim, 0, stream>>>(A1);  // Perform computations on A1

cudaFree(A0);  // Free A0 region
cudaFree(A1);  // Free A1 region
```

Explicit peer memory transfers CUDA host API functions



If the flag

cudaDevAttrUnifiedAddressing is set to 1, then you may copy regions between devices using the traditional cudaMemcpy API function, setting the copy kind to cudaMemcpyDefault.

- To check if the flag is set you can use the API function:
 - cudaDeviceGetAttribute()


The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License

Example: peer transfer cudaMemcpy

```
float *A0, *A1;
int size;
int unifiedAddr_flag0 = 0;
int unifiedAddr flag1 = 0;
cudaSetDevice(0);// Set active device to 0
cudaMalloc((void**) &AO, size);// Allocate memory on device 0
cudaSetDevice(1):// Set active device to 1
cudaMalloc((void**) &A1, size);// Allocate memory on device 1
// Initialize region A0 on device 0
cudaDeviceGetAttribute(unifiedAddr flag0, cudaDevAttrUnifiedAddressing, 0); // Check if unified
addressing is available on dev 0
cudaDeviceGetAttribute(unifiedAddr_flag1, cudaDevAttrUnifiedAddressing, 1); // Check if unified
addressing is available on dev 0
if( unified_addressing_flag0 == 1 && unified_addressing_flag1 == 1 )
cudaMemcpy(A1, A0, size, cudaMemcpyDefault); // Copy the data on A0 on device 0 to the region A1 on
device 1
 // Throw error indicating the copy couldn't be performed
```

Implicit peer memory access





- cudaDeviceCanAccessPeer:
 - Three parameters:
 - Int pointer to place to store the flag.
 - Device id of device trying to access peer
 - Device id of peer device
 - This call is not symmetric, meaning that if the canAccess flag is set to 1 for deviceA and deviceB, it may not be set to 1 for deviceB and deviceA.

The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International Licens

Enabling and disableing implicit peer memory access





- Device id to enable access to from the current active device.
- Int flag set to 0.
- This call is not symmetric.
- Returns error cudaErrorInvalidDevice if not possible.

cudaDeviceDisablePeerAccess:

- One parameter:
 - Device id to disable access to from the current device.
- This call is not symmetric.

The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International Licens

Example: implicit peer access

CPU₀

PCIE

GPU 1

GPU 0

CPU₁

PCIE

GPU 3


GPU 2

```
float *ptrA; // Pointer to memory region on device devA
int devA;
int devB;
int BcanAccessA = 0;
cudaError t error;
cudaDeviceCanAccessPeer(&BcanAccessA, devB, devA); // Check if devB can access
devA memory.
                     // Set the current active device to devB
cudaSetDevice(devB);
if(BcanAccessA == 0)
error = cudaDeviceEnablePeerAccess(devA, 0); // Enable peer accesses to devA
memory
if(error == cudaSuccess) {
 kernel << gridDim, blockDim, 0, stream>>> (ptrA); // Access ptrA on device devA
from device devB
cudaDeviceDisablePeerAccess(devA); // Disable peer access to devA, this call is
not needed.
```

The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License.

NVLINK

- Is a proprietary interconnect technology developed by NVIDIA
- Provides higher memory bandwidth communication between GPUS than PCIE communication
- NVLINK on the Tesla V100 delivers a 300 GB/s communication data rate, whereas the typical PCIE 3.0 link delivers only 32 GB/s



The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License.


讲授内容: Multi-GPU: OpenMP

- ① OpenMP
- 2 Multi GPU Introduction I
- 3 Multi GPU Introduction II
- Multi GPU patterns with OpenMP & Cooperative Groups

Common parallel patterns in a Multi-GPU environment


Batch processing:

 Execute the same independent task multiple times with different data.




Cooperative patterns:

 Tasks need to cooperate between each other to collectively reach a goal.



Batch processing

- Is an embarrassingly parallel pattern.
- With enough data it is usual we can achieve 100% usage of the compute resources.
- It's common on video and image processing applications, where we need to apply the same operation to lots of different data.



The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License.

Batch processing

Typical operations to accomplish batch processing:

- 1.Get number of available devices.
- 2. Considering the number of devices and number of desired tasks allocate, initialize and copy the memory need it by the algorithm.
- 3. Create CUDA streams for each of the tasks to be executed concurrently.
- 4.Launch in parallel the kernel.
- * Remember to set the device at the beginning of each group of operations.

Main
Process
Task
Stream2
Task
Stream3
Task
Stream3


The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License.

Batch processing example with OpenMP

```
int deviceCount;
  cudaGetDeviceCount(& deviceCount);
                                                                             Task
                                                                           Stream1
  std::vector<cudaStream t> streams(deviceCount);
                                                                             Task
#pragma omp parallel for num_threads(deviceCount)
                                                                           Stream2
  for(int dev = 0; dev < deviceCount; ++dev) {</pre>
                                                           OpenMP
      cudaSetDevice(dev);
      cudaStreamCreate(&streams[i]);
                                                                             Task
                                                                            Stream4
      // Allocate, initialize and transfer memory
                                                       GPU0
                                                                               GPU1
#pragma omp parallel for num_threads(deviceCount)
  for(int dev = 0; dev < deviceCount; ++dev) {</pre>
                                                                    CPU
      cudaSetDevice(dev);
                                                                                GPU3
      kernel << gridDim, blockDim,
streams[i]>>>(...);
  }
```

Cooperative patterns


- Might have unavoidable syncing points causing tasks to wait and thus wasting compute resources.
- In some cases even when massive amounts of input data it might not reach 100% resource usage.
- It's common on applications with steps to reach a goal like iterative algorithms.



The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License.

Cooperative patterns

- With cooperative patterns there is no single fit solution like with batch processing.
- Thus the process consists in a loop of:
- 1. Launching the code in parallel.
- 2. Profiling it.
- 3. Analyzing and removing bottlenecks.



GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License.


Syncing patterns on different streams with OpenMP

```
std::vector<cudaStream t> streams;
                                                      Task A
  // Initialization of the streams on each
                                                     Stream 1
                                                                 Sync
device.
                                                                 Barrier
                                                      Task B
#pragma omp parallel
                                                     Stream2
  // Launch the different kernels on the
                                                GPU0
streams.
                                                                     More
                                                           CPU
#pragma omp for num threads(streams.size())
                                                                     Work
                                                GPU1
  for(auto& stream : streams)
      cudaStreamSynchornize(stream);
                                                          Barrier
#pragma omp barrier
```

Multi-GPU Syncing patterns with Cooperative Groups

- Cooperative Groups is a C++-CUDA high level abstraction to perform syncing across different parallel granularities (Threads, Blocks, Grids, and Devices).
- Multi-GPU syncing with cooperatives groups requires:
 - Devices with the exact same compute capability.
 - Compute capability of 6 or higher.
 - Executing the same kernel across all devices.

The GPU Teachine Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License



Multi-GPU Syncing patterns with Cooperative Groups

- To enable the use of Cooperative Groups we need to include the file cooperative_groups.h and use the namespace cooperative_groups.
- The kernels needs to be compiled using separate compilation and then linked with the -rdc=true flag.
- You also need to ensure that MPS is disabled and

cu_device_attribute_cooperative_multi_device_launch is set in the device properties using cuDeviceGetAttribute the API function.



Multi-GPU Syncing patterns with Cooperative Groups

typedef struct CUDA LAUNCH PARAMS st {

Launching a kernel with Multi-GPU syncing and Cooperative Groups requires using the API function:

- cudaLaunchCooperativeKernelMulti Device:
 - The first parameter is an array of CUDA_LAUNCH_PARAMS, where except for kernel params and the stream, all other fields needs be the same.
 - The number of devices to use.

```
CUfunction function;
                            // Kernel to launch.
                           // Grid dimensions.
 unsigned int gridDimX;
 unsigned int gridDimY;
 unsigned int gridDimZ;
 unsigned int blockDimX; // Block dimensions.
 unsigned int blockDimY;
 unsigned int blockDimZ;
 unsigned int sharedMemBytes; // Shared memory
                            // Stream to perform
 CUstream hStream;
the work
 void **kernelParams;
                           // Kernel parameters
} CUDA_LAUNCH_PARAMS;
```

he GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International Licens

Multi-GPU Syncing patterns with Cooperative Groups

```
Groups
#include <cooperative_groups.h>
using namespace cooperative_groups;
                                                      Task A
void __global__ kernel(...) {
                                                     Stream 1
                                                                  CUDA
  // Work
                                                                  Driver
  multi_grid_group multi_grid =
this_multi_grid();
                                                 GPU0
  multi_grid.sync();
                                                                      More
  // Work
                                                                      Work
                                                 GPU<sub>1</sub>
// Work
cudaLaunchCooperativeKernelMultiDevice
(...);
```

讲授内容


- > Related Programming Models: OpenCL
- ➤ Related Programming Models: OpenACC
- ➤ Multi-GPU: OpenMP
- **▶**Related Programming Models: MPI

讲授内容: Related Programming Models: MPI

- **1** Warps and SIMD Hardware
- 2 Performance Impact of Control Divergence
- 3 Overlapping Computation with Communication

Frontera – Installed at TACC 9/2019 Cloud VDI & Dotto Access LATER Login Nation Logi

MPI - Programming and Execution Model



Many processes distributed in a cluster Each process computes part of the output Processes communicate with each other Processes can synchronize

The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License.

MPI Initialization, Info and Sync

```
int MPI_Init(int *argc, char ***argv)
    Initialize MPI
MPI_COMM_WORLD
    MPI group with all allocated nodes
int MPI_Comm_rank (MPI_Comm comm, int *rank)
    Rank of the calling process in group of comm
int MPI_Comm_size (MPI_Comm comm, int *size)
    Number of processes in the group of comm
```

52

Vector Addition: Main Process

```
int main(int argc, char *argv[]) {
  int vector_size = 1024 * 1024 * 1024;
  int pid=-1, np=-1;

MPI_Init(&argc, &argv);
  MPI_Comm_rank(MPI_COMM_WORLD, &pid);
  MPI_Comm_size(MPI_COMM_WORLD, &np);

if(np < 3) {
  if(0 == pid) printf("Need 3 or more processes.\n");
  MPI_Abort( MPI_COMM_WORLD, 1 ); return 1;
}</pre>
```

Vector Addition: Main Process

```
if(pid < np - 1)
  compute_node(vector_size / (np - 1));
else
  data_server(vector_size);

MPI_Finalize();
return 0;</pre>
```

I

The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License.

MPI Sending Data

int MPI_Send(void *buf, int count, MPI_Datatype
datatype, int dest, int tag, MPI_Comm comm)

Buf: Initial address of send buffer (choice)

Count: Number of elements in send buffer (nonnegative integer)


Datatype: Datatype of each send buffer element (handle)

Dest: Rank of destination (integer)

Tag: Message tag (integer)

Comm: Communicator (handle)

he GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License



int MPI_Send(void *buf, int count, MPI_Datatype
datatype, int dest, int tag, MPI Comm comm)

Buf: Initial address of send buffer (choice)

Count: Number of elements in send buffer (nonnegative integer)

Datatype: Datatype of each send buffer element (handle)

Dest: Rank of destination (integer)

Tag: Message tag (integer)

Comm: Communicator (handle)

The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License.

MPI Receiving Data

int MPI_Recv(void *buf, int count, MPI_Datatype
datatype, int source, int tag, MPI_Comm comm,
MPI_Status *status)

Buf: Initial address of receive buffer (choice)

Count: Maximum number of elements in receive buffer (integer)

Datatype: Datatype of each receive buffer element (handle)


Source: Rank of source (integer)

Tag: Message tag (integer)

Comm: Communicator (handle)

Status: Status object (Status)

the GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License



int MPI_Recv(void *buf, int count, MPI_Datatype datatype,
int source, int tag, MPI_Comm comm, MPI_Status *status)

Buf: Initial address of receive buffer (choice)

Count: Maximum number of elements in receive buffer (integer)

Datatype: Datatype of each receive buffer element (handle)

Source: Rank of source (integer)

Tag: Message tag (integer)

Comm: Communicator (handle)
Status: Status object (Status)

The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License

Vector Addition: Server Process (I)

```
void data server(unsigned int vector size) {
  int np, num nodes = np - 1, first node = 0, last node = np - 2;
  unsigned int num bytes = vector size * sizeof(float);
  float *input a = 0, *input b = 0, *output = 0;
  /* Set MPI Communication Size */
  MPI Comm size (MPI COMM WORLD, &np);
  /* Allocate input data */
  input a = (float *)malloc(num bytes);
  input b = (float *)malloc(num bytes);
  output = (float *)malloc(num bytes);
  if(input a == NULL || input b == NULL || output == NULL) {
    printf("Server couldn't allocate memory\n");
    MPI Abort( MPI COMM WORLD, 1 );
  /* Initialize input data */
  random data(input a, vector size , 1, 10);
  random data(input b, vector size , 1, 10);
```

Vector Addition: Server Process (II)

Vector Addition: Server Process (III)

```
/* Wait for previous communications */
  MPI Barrier (MPI COMM WORLD);
  /* Collect output data */
  MPI Status status;
  for(int process = 0; process < num nodes;</pre>
process++) {
    MPI Recv(output + process * num points /
num nodes,
       num points / num comp nodes, MPI REAL, process,
       DATA COLLECT, MPI COMM WORLD, &status );
  /* Store output data */
  store output(output, dimx, dimy, dimz);
  /* Release resources */
  free(input a);
  free(input b);
  free (output) ;
}
```

Vector Addition: Compute Process (I)

```
void compute node(unsigned int vector size ) {
  int np;
  unsigned int num bytes = vector size * sizeof(float);
  float *input a, *input b, *output;
  MPI Status status;
  MPI Comm size (MPI COMM WORLD, &np);
  int server process = np - 1;
  /* Alloc host memory */
  input a = (float *)malloc(num bytes);
  input b = (float *)malloc(num bytes);
  output = (float *)malloc(num bytes);
  /* Get the input data from server process */
  MPI Recv(input a, vector size, MPI FLOAT, server process,
      DATA DISTRIBUTE, MPI COMM WORLD, &status);
  MPI Recv(input b, vector size, MPI FLOAT, server process,
      DATA DISTRIBUTE, MPI COMM WORLD, &status);
```

57

MPI Barriers

- -int MPI_Barrier (MPI_Comm comm)
 - –Comm: Communicator (handle)
- Blocks the caller until all group members have called it; the call returns at any process only after all group members have entered the call.

The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License.

MPI Barriers


- Wait until all other processes in the MPI group reach the same barrier
 - All processes are executing Do_Stuff()
 - Some processes reach the barrier and the wait in the barrier until all reach the barrier

Example Code

Do_stuff();

MPI_Barrier();

Do_more_stuff();




Vector Addition: Compute Process (II)

讲授内容: Related Programming Models: MPI

- **1** Warps and SIMD Hardware
- 2 Performance Impact of Control Divergence
- 3 Overlapping Computation with Communication

A Typical Wave Propagation Application



ne GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International Lice

Review of Stencil Computations

- Example: wave propagation modeling

$$-\nabla^2 \mathbf{U} - \frac{1}{\mathbf{v}^2} \frac{\partial \mathbf{U}}{\partial \mathbf{t}} = \mathbf{0}$$

Approximate Laplacian using finite differences



Boundary
Conditions

The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License


Wave Propagation: Kernel Code

Wave Propagation: Kernel Code

```
for(int i = 1; i < 5; ++i) {</pre>
         laplacian += coeff[i] *
                      (in[n-i] + /* Left */
                     in[n + i] + /* Right */
                     in[n - i * dim.x] + /* Top */
                     in[n + I * dim.x] + /* Bottom
*/
                     in[n - i * dim.x * dim.y] + /*
Behind */
                     in[n + i * dim.x * dim.y]); /*
Front */
      }
      /* Time integration */
      next[n] = velocity[n] * laplacian + 2 * in[n]
- prev[n];
   }
}
```

Stencil Domain Decomposition

- –Volumes are split into tiles (along the Z-axis)
 - -3D-Stencil introduces data dependencies



Wave Propagation: Main Process

```
int main(int argc, char *argv[]) {
   int pad = 0, dimx = 480+pad, dimy = 480, dimz = 400, nreps = 100;
   int pid=-1, np=-1;

MPI_Init(&argc, &argv);
MPI_Comm_rank(MPI_COMM_WORLD, &pid);
MPI_Comm_size(MPI_COMM_WORLD, &np);

if(np < 3) {
   if(0 == pid) printf("Nedded 3 or more processes.\n");
   MPI_Abort( MPI_COMM_WORLD, 1 ); return 1;
}
if(pid < np - 1)
   compute_node(dimx, dimy, dimz / (np - 1), nreps);
else
   data_server( dimx,dimy,dimz, nreps );

MPI_Finalize();
return 0;
}</pre>
```

Stencil Code: Server Process (I)

```
void data server(int dimx, int dimy, int dimz, int nreps)
   int np, num_comp_nodes = np - 1, first_node = 0,
last node = np - 2;
   unsigned int num points = dimx * dimy * dimz;
   unsigned int num bytes = num points * sizeof(float);
   float *input=0, *output = NULL, *velocity = NULL;
   /* Set MPI Communication Size */
   MPI Comm size (MPI COMM WORLD, &np);
   /* Allocate input data */
   input = (float *)malloc(num bytes);
   output = (float *)malloc(num bytes);
   velocity = (float *)malloc(num bytes);
   if(input == NULL || output == NULL || velocity == NULL)
      printf("Server couldn't allocate memory\n");
      MPI Abort ( MPI COMM WORLD, 1 );
   /* Initialize input data and velocity */
   random data(input, dimx, dimy ,dimz , 1, 10);
   random data(velocity, dimx, dimy ,dimz , 1, 10);
```

Stencil Code: Server Process (II)

```
/* Calculate number of shared points */
int edge_num_points = dimx * dimy * (dimz / num_comp_nodes + 4);
int int num points = dimx * dimy * (dimz / num comp nodes + 8);
float *input send address = input;
/* Send input data to the first compute node */
MPI Send (send address, edge num points, MPI REAL, first node,
      DATA DISTRIBUTE, MPI COMM WORLD );
send_address += dimx * dimy * (dimz / num_comp_nodes - 4);
/* Send input data to "internal" compute nodes */
for(int process = 1; process < last node; process++) {</pre>
   MPI_Send(send_address, int_num_points, MPI_FLOAT, process,
          DATA DISTRIBUTE, MPI COMM WORLD);
   send address += dimx * dimy * (dimz / num comp nodes);
}
/* Send input data to the last compute node */
MPI_Send(send_address, edge_num_points, MPI_REAL, last_node,
      DATA DISTRIBUTE, MPI COMM WORLD);
```

Stencil Code: Server Process (II)

```
float *velocity_send_address = velocity;
/* Send velocity data to compute nodes */
for(int process = 0; process < last node + 1; process++) {</pre>
   MPI Send(send address, edge num points, MPI FLOAT, process,
          DATA_DISTRIBUTE, MPI_COMM_WORLD);
   send address += dimx * dimy * (dimz / num comp nodes);
}
/* Wait for nodes to compute */
MPI Barrier (MPI COMM WORLD);
/* Collect output data */
MPI Status status;
for(int process = 0; process < num comp nodes; process++)</pre>
   MPI_Recv(output + process * num_points / num_comp_nodes,
      num points / num comp nodes, MPI FLOAT, process,
      DATA COLLECT, MPI COMM WORLD, &status );
}
```

Stencil Code: Server Process (III)

```
/* Store output data */
store_output(output, dimx,
dimy, dimz);

/* Release resources */
free(input);
free(velocity);
free(output);
}
```

64

Stencil Code: Compute Process (I)

```
void compute node stencil(int dimx, int dimy, int dimz, int nreps ) {
   int np, pid;
   MPI Comm rank (MPI COMM WORLD, &pid);
   MPI Comm size (MPI COMM WORLD, &np);
   unsigned int num points
                                 = dimx * dimy * (dimz + 8);
   unsigned int num bytes = num points * sizeof(float);
   unsigned int num ghost points = 4 * dimx * dimy;
   unsigned int num ghost bytes = num ghost points * sizeof(float);
   int left ghost offset
   int right ghost offset = dimx * dimy * (4 + dimz);
   float *input = NULL, *output = NULL, *prev = NULL, *v = NULL;
   /* Allocate device memory for input and output data */
   gmacMalloc((void **)&input, num_bytes);
   gmacMalloc((void **)&output, num bytes);
   gmacMalloc((void **)&prev, num bytes);
   gmacMalloc((void **)&v, num bytes);
```


Stencil Code: Compute Process (II)

讲授内容: Related Programming Models: MPI

- **1** Warps and SIMD Hardware
- **②** Performance Impact of Control Divergence
- 3 Overlapping Computation with Communication


Stencil Domain Decomposition

- -Volumes are split into tiles (along the Z-axis)
 - -3D-Stencil introduces data dependencies



CUDA and MPI Communication

- Source MPI process:
 - cudaMemcpy(tmp,src, cudaMemcpyDeviceToHost)
 - MPI_Send()
- Destination MPI process:
 - MPI_Recv()
 - cudaMemcpy(dst, src, cudaMemcpyDeviceToDevice)



Data Server Process Code (I)

```
void data server(int dimx, int dimy, int dimz, int nreps) {
   int np,
   /* Set MPI Communication Size */
   MPI Comm size (MPI COMM WORLD, &np);
   num_comp_nodes = np - 1, first_node = 0, last_node = np - 2;
   unsigned int num points = dimx * dimy * dimz;
   unsigned int num bytes = num points * sizeof(float);
   float *input=0, *output=0;
       /* Allocate input data */
   input = (float *)malloc(num bytes);
   output = (float *)malloc(num bytes);
   if(input == NULL || output == NULL) {
       printf("server couldn't allocate memory\n");
       MPI_Abort( MPI_COMM_WORLD, 1 );
   }
   /* Initialize input data */
   random_data(input, dimx, dimy ,dimz , 1, 10);
   /* Calculate number of shared points */
   int edge num points = dimx * dimy * (dimz / num comp nodes + 4);
   int int num points = dimx * dimy * (dimz / num comp nodes + 8);
   float *send address = input;
```

Data Server Process Code (II)

Compute Process Code (I).

```
void compute node stencil(int dimx, int dimy, int dimz, int nreps ) {
   int np, pid;
   MPI Comm rank (MPI COMM WORLD, &pid);
    MPI Comm size (MPI COMM WORLD, &np);
   int server process = np - 1;
   unsigned int num_points = dimx * dimy * (dimz + 8);
unsigned int num_bytes = num_points * sizeof(float);
   unsigned int num_halo_points = 4 * dimx * dimy;
   unsigned int num_halo_bytes = num_halo_points * sizeof(float);
   /* Alloc host memory */
   float *h input = (float *)malloc(num bytes);
        /* Alloca device memory for input and output data */
   float *d input = NULL;
   cudaMalloc((void **)&d_input, num_bytes );
   float *rcv address = h input + num halo points * (0 == pid);
   MPI Recv(rcv address, num points, MPI FLOAT, server process,
          MPI ANY TAG, MPI COMM WORLD, &status );
   cudaMemcpy(d input, h input, num bytes, cudaMemcpyHostToDevice);
```

Stencil Code: Kernel Launch

MPI Sending and Receiving Data

- int MPI_Sendrecv(void *sendbuf, int sendcount, MPI_Datatype sendtype, int dest, int sendtag, void *recvbuf, int recvcount, MPI_Datatype recvtype, int source, int recvtag, MPI_Comm comm, MPI_Status *status)
 - Sendbuf:Initial address of send buffer (choice)
 - Sendcount: Number of elements in send buffer (integer)
 - Sendtype: Type of elements in send buffer (handle)
 - Dest: Rank of destination (integer)
 - Sendtag: Send tag (integer)
 - Recvcount: Number of elements in receive buffer (integer)
 - Recvtype: Type of elements in receive buffer (handle)
 - Source: Rank of source (integer)
 - Recvtag: Receive tag (integer)
 - Comm: Communicator (handle)
 - Recvbuf: Initial address of receive buffer (choice)
 - Status: Status object (Status). This refers to the receive operation.

Compute Process Code (II)


```
float *h_output = NULL, *d_output = NULL, *d_vsq = NULL;
float *h_output = (float *)malloc(num_bytes);
cudaMalloc((void **)&d_output, num_bytes );

float *h_left_boundary = NULL, *h_right_boundary = NULL;
float *h_left_halo = NULL, *h_right_halo = NULL;

/* Alloc host memory for halo data */
cudaHostAlloc((void **)&h_left_boundary, num_halo_bytes, cudaHostAllocDefault);
cudaHostAlloc((void **)&h_right_boundary,num_halo_bytes, cudaHostAllocDefault);
cudaHostAlloc((void **)&h_left_halo, num_halo_bytes, cudaHostAllocDefault);
cudaHostAlloc((void **)&h_right_halo, num_halo_bytes, cudaHostAllocDefault);

/* Create streams used for stencil computation */
cudaStream_t stream0, stream1;
cudaStreamCreate(&stream0);
cudaStreamCreate(&stream1);
```

Device Memory Offsets Used for Data Exchange with Neighbors



The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License

Compute Process Code (III)

```
int right neighbor = (pid < np - 2) ? (pid + 1) : MPI PROC NULL;
/* Upload stencil cofficients */
upload coefficients (coeff, 5);
int left halo offset = 0;
int right halo offset = dimx * dimy * (4 + dimz);
int left stage1 offset = 0;
int right stage1 offset = dimx * dimy * (dimz - 4);
int stage2 offset
                     = num halo points;
MPI Barrier ( MPI COMM WORLD );
for(int i=0; i < nreps; i++) {</pre>
   /* Compute boundary values needed by other nodes first */
   launch kernel(d_output + left_stage1_offset,
       d_input + left_stage1_offset, dimx, dimy, 12, stream0);
   launch_kernel(d_output + right_stage1_offset,
       d_input + right_stage1_offset, dimx, dimy, 12, stream0);
   /* Compute the remaining points */
   launch kernel(d output + stage2 offset, d input + stage2 offset,
              dimx, dimy, dimz, stream1);
```

Compute Process Code (IV)

Syntax for MPI_Sendrecv()

- int MPI_Sendrecv(void *sendbuf, int sendcount, MPI_Datatype sendtype, int dest, int sendtag, void *recvbuf, int recvcount, MPI_Datatype recvtype, int source, int recvtag, MPI_Comm comm, MPI_Status *status)
 - Sendbuf:Initial address of send buffer (choice)Sendcount: Number of elements in send buffer (integer)

 - Sendtype: Type of elements in send buffer (handle)
 - Dest: Rank of destination (integer)
 - Sendtag: Send tag (integer)
 - Recvcount: Number of elements in receive buffer (integer)
 - Recvtype: Type of elements in receive buffer (handle)
 - Source: Rank of source (integer)
 - Recvtag: Receive tag (integer)
 - Comm: Communicator (handle)

}

- Recvbuf: Initial address of receive buffer (choice)
- Status: Status object (Status). This refers to the receive operation.

Compute Process Code (V)

```
/* Send data to left, get data from right */
MPI Sendrecv(h left boundary, num halo points, MPI FLOAT,
         left neighbor, i, h right halo,
         num halo points, MPI FLOAT, right neighbor, i,
         MPI COMM WORLD, &status );
/* Send data to right, get data from left */
MPI Sendrecv(h right boundary, num halo points, MPI FLOAT,
         right neighbor, i, h left halo,
         num halo points, MPI FLOAT, left neighbor, i,
         MPI COMM WORLD, &status );
cudaMemcpyAsync(d output+left halo offset, h left halo,
         num halo bytes, cudaMemcpyHostToDevice, stream0);
cudaMemcpyAsync(d output+right ghost offset, h right ghost,
         num halo bytes, cudaMemcpyHostToDevice, stream0 );
cudaDeviceSynchronize();
float *temp = d output;
d output = d input; d input = temp;
```

Compute Process Code (VI)

```
/* Wait for previous communications */
   MPI Barrier(MPI COMM WORLD);
   float *temp = d output;
   d output = d input;
   d input = temp;
   /* Send the output, skipping halo points */
   cudaMemcpy(h output, d output, num bytes,
             cudaMemcpyDeviceToHost);
   float *send_address = h_output + num_ghost_points;
   MPI_Send(send_address, dimx * dimy * dimz, MPI_REAL,
          server process, DATA COLLECT, MPI COMM WORLD);
   MPI Barrier(MPI COMM WORLD);
   /* Release resources */
   free(h input); free(h output);
   cudaFreeHost(h left ghost own); cudaFreeHost(h right ghost own);
   cudaFreeHost(h_left_ghost); cudaFreeHost(h_right_ghost);
   cudaFree( d_input ); cudaFree( d_output );
}
```

Data Server Code (III)

}

More on MPI Message Types

- -Point-to-point communication
 - -Send and Receive
- -Collective communication
 - -Barrier
 - -Broadcast
 - -Reduce
 - -Gather and Scatter

The GPU Teaching Kit is licensed by NVIDIA and the University of Illinois under the Creative Commons Attribution-NonCommercial 4.0 International License.

