
exposed all-to-all
hidden all-to-all
plain 1F1B
F1
B0
F2
B1
F3
B2
merged FWD-BWD
compute
comm
F1 + B0
F2 + B1
F3 + B2
a2a
a2a
a2a
time saved
one pipeline stage, steady state
time