
stage i · node A
activation x
1
TMA copy
send slots
NIC
1 thread posts put + signal
2
stage i+1 · node B
input x
wait + TMA copy
3
NIC
recv slots