

L1 epilogue
expert's GPU
TMEM
FP32 gate, up
silu(gate) · up
× routing weight
amax per 32
→ UE8M0 scale
FP8 row
→ L2 ring
L2 epilogue
expert's GPU
TMEM
FP32 row
BF16 row
in shared mem
NVLink store
into slot k of token t
combine
token's GPU
S
0
1
2
3
4
5
slots: shared + top-6
Σ in FP32
fixed slot order
y
BF16