

one kernel, every SM
Compute
HBM
NVLink
L1
L1
L1
L2
L1
L2
L2
Σ
2
L1 / L2 ring buffers
1
3
idx
pull
pull
pull
pull
pull
store
store
store
five kernels
end here
time saved
same MoE layer, same GPU (schematic)
time