


(a) DIMM-based transfer layout on 64-bit data buses



(b) Re-layout a head interleaved in chips ($N_{nc}=8$)

(c) Re-layout with each head in one chip ($N_{nc}=1$)