洲江水学

本科实验报告

课程名称:		计算机体系结构
姓	名:	王俊
学	院:	海洋学院
专	亚:	海洋工程与技术
学	号:	3170100186
指导教师:		翁恺

2020年 11 月 13 日

Lab6—Pipelined CPU resolving control hazards

课程名称: <u>计算机体系结构</u> 实验类型: <u>综合</u>

实验项目名称: 解决控制冲突

学生姓名: <u>王俊</u> 专业: <u>海洋工程与技术</u> 学号: <u>3170100186</u>

同组学生姓名: None 指导老师: 翁恺

实验地点: 曹光彪西-301 实验日期: 2020 年 1 月 3 日

一、实验目的和要求

Experiment Purpose:

- •Understand why and when Control Hazards arise
- •Master the methods of resolving Control Hazards
- -Freeze or flush
- -Predict-not-taken
- -Predict-taken
- -Delayed-branch
- •Master the methods of 1-cycle stall of Predict-not-taken and Predict-taken branch.
- •master methods of program verification of Pipelined CPU resolving control hazards

Experiment Apparatus:

- Computer (Intel Core i5 or higher, 4GB RAM or higher) system
- Sword-V4 development board
- Xilinx ISE 14.4 and above development tools

Experimental Materials:

No


二、实验内容和原理

2.1.Experimental task:

- •Improve the design of Datapath of 5-stages Pipelined CPU via reducing 3 control stall to 1 stall when using flush
- -Bring forward calculation of condition & branch address
- -Bring forward bypass unit
- •Verify the Pipeline CPU with program and observe the execution of program

2.2.Basic principle


2.2.1.Computer system decomposition



2.2.2. Definition of control hazard:

- •Control Hazards arise from the pipelining of branches and other instructions that change the PC.
- •Control hazards can cause a greater performance loss for our MIPS pipeline compared with data hazards.
- •Reducing Pipeline Branch Penalties.


2.2.3.Instruction Demo & Execution Result




2.2.4. Methods of resolving Control hazards

- •Freeze or flush the pipeline
- •Predict-not-taken
- •Predict-taken
- Delayed branch

Freeze method:




Predict-not-taken(not in lab):



How to implement it?

- •Normally: $pc \leftarrow pc+4$, no stall whenever ((exop or memop) == branch)
- •If mem_op=branch and condition_code==1, then Kill the following 3 instructions flying in pipeline.


Predict taken only when branch target can be got earlier that condition code: However there's no advantage for MIPS pipeline, but if the datapath can be changed as following.




三、实验过程

3.1. Reduce the control stall by calculate target and cc asap.


•Bring forward calculation of branch condition from MEM Stage to EX Stage, stall reduce from 3-cycle to 2-cycle.



•Then bring forward from EX to ID, stall reduce from 2-cycle to 1-cycle.



What we have done by far:



The control logic:

Stall

- Control stall: ex_op / mem_op is branch or jmp. (Flush)
- Load stall: (ex_op=lw) & ((ex_rd=id_rs) & exist_id_rs) or ((ex_rd= id_rt) & exist_id_rt)


FWA:

- 1: (ex_op=ALUop) && ((ex_rd=id_rs) & exist_id_rs)
- 2: (mem op=ALUop/LWop) && ((mem rd=id rs) & exist id rs)
- 0:


FWB:

- 1: (ex_op=ALUop) && ((ex_rd=id_rt) & exist_id_rt)
- 2: (mem_op=ALUop/LWop) && ((mem_rd=id_rt) & exist_id_rt)
- 0:


Datapath resolving Control Hazards:




My design:




3.2. Move the forwarding control logic to ID stage




Move the forwarding control logic into ID stage, and Also, send out ALUoutput and LWDR earlier before the latch.



Move forward the forwarding control logic & send out ALUoutput/LWDR before the latch.:



But new stall still arise:



 So what about your stall logic and forwarding control logic?

Forward 提前:

```
always @(*) begin
    if (id en) begin
       case (ForwardA)
          FORWARD NORMAL: data rs fwd = data rs;
          FORWARD_ADD_ADD: data_rs_fwd = alu_out_exe;
          FORWARD_ADD_X_ADD:data_rs_fwd = regw_data_mem;
          FORWARD LW ADD: data rs fwd = alu out mem;
       endcase
       case (ForwardB)
          FORWARD NORMAL: data_rt_fwd = data_rt;
          FORWARD ADD ADD: data rt fwd = alu out exe;
          FORWARD ADD X ADD:data rt fwd = regw data mem;
          FORWARD LW ADD: data rt fwd = alu out mem;
       endcase
    end
 end
assign mem dout = (fwd m mem) ? regw data wb : data rt mem;
```

In the controller:

```
if(wb_wen_mem && regw_addr_mem != 0) begin
    if(rs_used && regw_addr_mem == addr_rs) begin
    // data read from memory(after 1 cycle stall)
    if(is_load_mem)
        exe_fwd_a = 2;
    // ALU result
    else
        exe_fwd_a = 1;
end
else if(rt_used && regw_addr_mem == addr_rt) begin
    if(is_load_mem && ~is_store)
        exe_fwd_b = 2;
else
    exe_fwd_b = 1;
end
end
// pass
```

new branch computation:

```
always @(*) begin
    is_branch_id <= (pc_src_ctrl != PC_NEXT && branch_target_id != inst_addr_next_id);
end

always @(*) begin
    case (pc_src_ctrl)
        PC_JUMP: branch_target_id <= {inst_addr_next_id[31:28], inst_data_id[25:0], 2'b0};
        PC_JR: branch_target_id <= data_rs_id;
        PC_BEQ: branch_target_id <= (data_rs_id=data_rt_id)? (inst_addr_next_id + {data_imm[29:0], 2'b0}) :inst_addr_next_id;
        PC_BNE: branch_target_id <= (data_rs_id!=data_rt_id)? (inst_addr_next_id + {data_imm[29:0], 2'b0}): inst_addr_next_id;
        default: branch_target_id <= inst_addr_next_id; // will never used
endcase
end</pre>
```

3.3. Predict-not-taken

If rs_rt_equal 提前到 ID 阶段:

```
assign
    rs_rt_equal_id = (data_rs_fwd == data_rt_fwd);
```

Branch_ctrl 提前到 ID:

```
always @(*) begin
  regw_addr_id = inst_data_id[15:11];
  case (wb_addr_src_ctrl)
     WB_ADDR_RD: regw_addr_id = addr_rd; // write back address
     WB_ADDR_RT: regw_addr_id = addr_rt;
     WB_ADDR_LINK: regw_addr_id = GPR_RA; // write back to $ra
     endcase
end
```

ID 中的 forward:

```
always @(*) begin
   if (id en) begin
     case (ForwardA)
         FORWARD NORMAL: data rs fwd = data rs;
         FORWARD ADD ADD: data rs fwd = alu out exe;
         FORWARD ADD X ADD:data rs fwd = regw data mem;
         FORWARD LW ADD: data rs fwd = alu out mem;
      endcase
      case (ForwardB)
        FORWARD NORMAL: data rt fwd = data rt;
         FORWARD ADD ADD: data rt fwd = alu out exe;
         FORWARD ADD X ADD:data rt fwd = regw data mem;
         FORWARD LW ADD: data rt fwd = alu out mem;
      endcase
  end
end
```

Controller 中获得 pc_src:

```
INST_BEQ: begin 2 从10获权
  pc_src = (s_rt_equal) ? PC BEQ : PC NEXT;
  exe a src = EXE A BRANCH;
  exe b src = EXE B BRANCH;
  exe alu oper = EXE ALU ADD;
                                       → 根据rs-rt_equal
  imm ext = 1;
  rs used = 1;
                                         输出 PC-STL
  rt_used = 1;
end
INST BNE: begin
  pc src = rs rt equal ? PC NEXT : PC BNE; //change
  exe a src = EXE A BRANCH;
  exe b src = EXE B BRANCH;
   exe_alu_oper = EXE_ALU_ADD;
  imm_ext = 1;
  rs used = 1;
  rt used = 1;
```

IF taken: branch_stall = 1


```
always @(*) begin
  branch_stall = 0;
  if (pc_src != PC_NEXT)
     branch_stall = 1;
end
```

Then, refresh the id:

```
else if (branch_stall) begin
  id_rst = 1;
end
```

四、实验结果分析

编译 bit 文件:



Use the code given:

Put the hex file in the current folder and have a test:



When it comes to, not taken: no nop; if taken: 1 nop

Vga:

```
AUU SIU, SI, SIU
                                  //KIU-O //ILW-ALU.TUTWATUINg旳以肝/大
                                   //R10=5
        Add $10,$1,$2
        Beg $10, $11 ,lable1
Lw $1, 8($7)
Lw $2, 24($zero)
10
                                   // not taken//2+1ALU-BEQ//
                                                                      branch x → 入停
                                   //R1=8
11
12
                                            //R2=1
lable1:
                                  //R3=9 //2LW-ALU
//R4=1 //2ALU-R-R
        Add $3,$2,$1
13
        Sub $4,$3,$1
14
15
        Addi $20, $4, 1
                                  //R20=2 //2ALU-addi
                                  //R20=0x8001
16
        Ori $20, $4, 0x8000
                                                  //无冲突 无符号扩展
                                   //taken x
17
        Bne $1, $2, lable2
                                                                        -> Inop
        Lw $1,20($zero)
18
                                   //不执行
lable2:
19
        Lw $2,24($zero)
                                   //R2=1
        Add $3,$2,$1
Sub $4.$3.$1
                                   //R3=9
                                             //2ALU
1a
                                   //R4=1
                                             //2AIII x
```

And the result is the same as what we predict, so the control hazard is solving!

```
REGS-00 00000000
                              REGS-01 000000004
                                                            REGS-02 00000001
                                                                                          REGS-03 00000005
 REGS-04 00000000
REGS-08 000000008
                              REGS-05 00000000
REGS-09 00000000
                                                            REGS-86 ВИЯЯЯЯЯ
                                                                                          REGS-07 000000008
REGS-0B 000000008
REGS-0F 00000000
                                                            REGS-0A 00000005
                                                            REGS-0E 00000000
REGS-12 00000000
REGS-16 00000000
REGS-0C 00000000
REGS-10 00000000
                              REGS-0D 00000000
                                                                                         REGS-07 00000000
REGS-13 00000000
REGS-17 00000000
REGS-1B 00000000
REGS-1F 00000074
                              REGS-11 00000000
REGS-15 00000000
REGS-14 00008001
REGS-18 00000000
REGS-1C 00000000
                              REGS-19 00000000
                                                            REGS-1A 00000000
REGS-1E 00000000
                              REGS-1D 00000000
                              IF-INST 114B0002
EX-INST 14220001
 IF-ADDR 00000050
                                                                                          ID-INST 00000000
                                                            ID-ADDR 00000040
EX-ADDR 00000000
                                                            MM-ADDR 00000000
                                                                                          MM-INST 00000000
RS-ADDR 00000007
IMMEDAT 00001820
                              RS-DATA 00000000
                                                            RT-ADDR 00000001
                                                                                          RT-DATA 00000008
                              ALU-AIN 00000004
                                                            ALU-BIN 00000000
                                                                                          ALU-OUT 00000000
           00000000
                              FORWARD 00000000
                                                            MEMOPER 00001000
                                                                                          MEMADDR 00000000
                              MEMDATW 00000000
                                                            WB-ADDR 00000000
RESERVE FFFFFFF
MEMDATR 00000000
                                                                                          WB-DATA 00000008
RESERUE FFFFFFF
                                                                                          RESERVE FFFFFFF
                              RESERVE FFFFFFF
                              RESERVE FFFFFFF
                                                            RESERUE FFFFFFF
                                                                                          RESERVE FFFFFFF
RESERVE FFFFFFF
                                                                                         CP9S-93 999999999
CP9S-97 99999994
CP9S-9B 99999999
CP9S-9F 99999999
CP0S-00 00000000
                              CP0S-01 00000008
                                                            CP0S-02 00000001
CP0S-04 00000000
                              CP0S-05 00000000
                                                            CP0S-06 000000004
CP0S-08 00000004
                              CP0S-09 00000004
                                                            CP0S-0A 00000009
                                                            CP0S-0E 00000000
CP0S-0C 00000000
                              CP0S-0D 00000000
CP0S-16 00000000
CP0S-14 00000000
CP0S-18 00000000
CP0S-1C 00000000
                                                                                          CP0S-13 000000000
                              CP9S-11 00000000
CP0S-15 00000000
CP0S-19 00000000
                                                            CP0S-12 00000000
                                                            CP0S-16 000000000
                                                                                          CP0S-17 000000000
                                                                                          CP0S-1B 00000000
                                                            CP0S-1A 000000000
                                                                                          CP8S-1F 00000074
RESERVE 00411820
RESERVE 20660004
                                                            CP0S-1E 00000000
                              CP0S-1D 00000000
                                                            RESERVE 00000064
RESERVE 00000000
                              RESERVE 8C020018
RESERVE 03E00008
RESERVE 00000070
RESERVE 00000020
```