洲江水学

本科实验报告

课程名称:		计算机体系结构
姓	名:	王俊
学	院:	海洋学院
专	亚:	海洋工程与技术
学	号:	3170100186
指导教师:		翁恺

2020年 11 月 13 日

Lab5—Pipelined CPU with forwarding

课程名称: <u>计算机体系结构</u> 实验类型: <u>综合</u>

实验项目名称: 用 forwarding 解决数据冲突

学生姓名: 王俊 专业: 海洋工程与技术 学号: 3170100186

同组学生姓名: <u>None</u> 指导老师: <u>翁恺</u>

实验地点: <u>曹光彪西-301</u> 实验日期: <u>2020</u> 年 <u>11</u> 月 <u>13</u> 日

一、实验目的和要求

Experiment Purpose:

- •Understand the principles of Pipelined CPU Bypass Unit
- •Master the method of Pipelined Pipeline Forwarding Detection and Pipeline

Forwards.

- •Master the Condition In Which Pipeline Forwards.
- •Master the Condition In Which Bypass Unit doesn't Work and the Pipeline stalls.
- •master methods of program verification of Pipelined CPU with forwarding

Experiment Apparatus:

- Computer (Intel Core i5 or higher, 4GB RAM or higher) system
- Sword-V4 development board
- Xilinx ISE 14.4 and above development tools

Experimental Materials:

No


二、实验内容和原理

2.1.Experimental task:

- •Design the Bypass Unit of Datapath of 5-stages Pipelined CPU
- •Modify the CPU Controller
- -Conditions in Which Pipeline Forwards.
- -Conditions in Which Pipeline Stalls.
- •Verify the Pipeline CPU with program and observe the execution of program

2.2.Basic principle

2.2.1.Computer system decomposition



2.2.2.Data Hazard Stalls


•Minimizing Data Hazard Stalls by Forwarding:

In most cases, the problem can be resolved by forwarding, also called bypassing, short-circuiting.


•Data Hazards Requiring Stalls:

In some cases, data hazards can not be handled by bypassing.


Instruction demo:




Data Hazard Causes Stalls:



Pipeline Forward to Avoid the Data hazard:




Data path with Bypass Unit




2.2.3. Conditions in which bypass unit doesn't work

First condition:




Second condition:

Pipeline Stalls



Third condition:

Pipeline Stalls at ID Stage




Condition in which pipeline forwards and stalls

one more condition: LW+SW

三、实验过程

3.1.Design the forwarding data path: 提前了判断和地址拼接



3.2.To detect the condition:

There are four possible choices about the fwa and fwb data from different sources:

- --0: read alu result in exe stage;
- --1: read alu result in mem stage;
- --2: read dout in mem stage;
- --3: normal ones
- If read rs next to LW, we need a load stall and choose the dout

```
if(rs_used && regw_addr_exe == addr_rs) begin
  // read rs next to LW, have to stall 1 cycle.
  if(is_load_exe)
      load_stall = 1;
  // read ALU result
  else
      exe_fwd_a = 0;
```

• If read rt next to LW, two possible situations:

SW next to LW, no EX phase:

other instructions next to LW, have EX phase:

• data read from memory(after 1 cycle stall)

```
if(wb_wen_mem && regw_addr_mem != 0) begin
    if(rs_used && regw_addr_mem == addr_rs) begin
        // data read from memory(after 1 cycle stall)
        if(is_load_mem)
            exe_fwd_a = 2;
        // ALU result
        else
            exe_fwd_a = 1;
end
else if(rt_used && regw_addr_mem == addr_rt) begin
        if(is_load_mem && ~is_store)
            exe_fwd_b = 2;
        else
            exe_fwd_b = 1;
end
end
```

3.3.Load stall

To insert NOPs between ID and EXE.

```
else if (load_stall) begin
    if_en = 0;
    id_en = 0;
    exe_rst = 1;
end
```

3.4.In each stage, there are some changes:

ID:

EXE:

```
else if (exe_en) begin
    exe_valid <= id_valid;
    inst_addr_exe <= inst_addr_id;
    inst_data_exe <= inst_addr_next_id;
    regw_addr_exe <= regw_addr_id;
    pc_src_exe <= pc_src_ctrl;
    exe_a_src_exe <= exe_a_src_ctrl;
    exe_b_src_exe <= exe_b_src_ctrl;
    data_rs_exe <= data_rs;
    data_rt_exe <= data_rt;

// new forwarding
    pc_src_exe <= pc_src_ctrl;
    data_rs_exe <= data_rt_id;
    is_load_exe <= is_load_ctrl;
    is_store_exe <= is_store_ctrl;
    fwd_m_exe <= fwd_m_ctrl;


    data_imm_exe <= data_imm;
    exe_alu_oper_exe <= exe_alu_oper_ctrl;
    mem_ren_exe <= mem_ren_ctrl;
    wb_data_src_exe <= wb_data_src_ctrl;
    wb_wen_exe <= wb_wen_ctrl;
end</pre>
```

IN MEM:

```
always @(posedge clk) begin
     if (mem_rst) begin
  mem_valid <= 0;</pre>
           pc_src_mem <= 0;</pre>
           inst_addr_mem <= 0;
inst_data_mem <= 0;</pre>
           inst_addr_next_mem <= 0;</pre>
           regw_addr_mem <= 0;
           data_rs_mem <= 0;
           data_rt_mem <= 0;</pre>
           alu_out_mem <= 0;
           mem_ren_mem <= 0;
           mem_wen_mem <= 0;
           wb_data_src_mem <= 0;</pre>
           wb_wen_mem <= 0;
           rs_rt_equal_mem <= 0;
             / new forwarding
           fwd_m_mem <= 0;
           is_load_mem <= 0;
     else if (mem_en) begin
           mem_valid <= exe_valid;
pc_src_mem <= pc_src_exe;</pre>
           inst_addr_mem <= inst_addr_exe;
inst_data_mem <= inst_data_exe;</pre>
           inst_addr_next_mem <= inst_addr_next_exe;</pre>
           regw_addr_mem <= regw_addr_exe;</pre>
           data_rs_mem <= data_rs_exe;
data_rt_mem <= data_rt_exe;
alu_out_mem <= alu_out_exe;
mem_ren_mem <= mem_ren_exe;
mem_wen_mem <= mem_wen_exe;
           wb_data_src_mem <= wb_data_src_exe;</pre>
           wb_wen_mem <= wb_wen_exe;</pre>
           rs_rt_equal_mem <= rs_rt_equal_exe;</pre>
           fwd_m_mem <= fwd_m_exe;
is_load_mem <= is_load_exe;</pre>
```

```
assign mem_dout = (fwd_m_mem) ? regw_data_wb : data_rt_mem;
```


四、实验结果分析 编译 bit 文件:



Use the code given:

```
【注释版】
begin:
         Lw $1, 20($zero)
Lw $2, 24($zero)
Add $3,$2,$1
Sub $4,$3,$1
                                                   //R1=4
                                                   //R2=1
                                                  //2LW-ALU:forwarding:1 stall
//2ALU-ALU
                                        //R3=5
2
                                        //R4=1
                                        //R5=4
4
          And $5,$3,$1
                                                  //无冲突
          Or $6,$3,$1
                                        //R6=5 //无冲突
          addi $6,$3,4
                                        //$6=9 //无冲突
```

Put the hex file in the current folder and have a test:



Vga:

When it comes to, because there is a forwarding it will insert only one bubble:

```
begin:
0 Lw $1, 20($zero) //R1=4
1 Lw $2, 24($zero) //R2=1
2 Add $3,$2,$1 //R3=5 //2LW-ALU:forwarding:1 stall
3 Sub $4,$3,$1 //R4=1 //2ALU-ALU
```

```
6
         addi $6,$3,4
                                      //$6=9 //无冲突
7
         Add $7, $zero, $1
                                                //R7=4 //无冲突
                                               //2ALU-LW
8
                                      //R8=8
         Lw $8,0($7)
9
         Sw $8,8($7)
                                      //
                                                //2LW-SW: forwarding可以解决
        Lw $9, 8($7)
Sw $7, 0($9)
                                  //R9=8
b
                                          //2LW-SW: forwarding:1 stall
        Lw $10,0($9)
                                  //R10=4
C
d
        Add $11, $1, $1
                                  //R11=8
        Add $10, $1, $10
                                  //R10=8 //1LW-ALU:forwarding可以解决
e
f
        Add $10,$1,$2
                                  //R10=5
10
                                  // not taken//2+1ALU-BEQ//
        Beg $10, $11 , lable1
                                                                    branch x
        Lw $1, 8($7)
Lw $2, 24($zero)
11
                                  //R1=8
12
                                          //R2=1
lable1:
13
        Add $3,$2,$1
                                  //R3=9 //2LW-ALU
        Sub $4,$3,$1
Addi $20, $4, 1
                                           //2ALU-R-R
14
                                  //R4=1
                                  //R20=2 //2ALU-addi
15
        Ori $20, $4, 0x8000
Bne $1, $2, lable2
                                  //R20=0x8001
                                                 //无冲突 无符号扩展
16
17
                                          //taken x
                                  //不执行
18
        Lw $1,20($zero)
lable2:
        Lw $2,24($zero)
                                  //R2=1
19
        Add $3,$2,$1
                                  //R3=9
                                           //2ALU
1a
        Sub $4,$3,$1
Jal lable3
                                  //R4=1
                                           //2ALU x
1b
                                          //R31=116(0x74)
1c
        Srl $5,$1,2
                                  //R5=2 //移位指令
1d
1e
        Lui $5, 0x1111
                                 //R5=0x11110000 //无冲突
        Addi $6,$5,0x8000
1f
                                          //R6=0x11108000 符号扩展//2forwarding可以解决
20
        J begin
                                  //j
lable3:
        Slt $3,$1,$2
                                  //R3=0
        Slti $4,$3,0x8000
                                  //R4=0
22
                                          //2forwarding可以解决
23
        Andi $5,$6,0x11
                                  //R5=1
24
        Jr $31
                                  //回到1d
```

And the result is the same as what we predict, so the forwarding is working!

```
REGS-01 000000004
REGS-00 00000000
                                                   REGS-02 00000001
                                                                            REGS-03 00000005
                         REGS-05 00000000
REGS-09 00000008
REGS-04 00000000
                                                   REGS-06 00000004
REGS-0A 00000005
                                                                            REGS-87 000000084
REGS-08 00000008
                                                                            REGS-0B 00000008
REGS-0C 00000000
                          REGS-0D 00000000
                                                   REGS-0E 00000000
                                                                            REGS-0F 00000000
                         REGS-11 00000000
REGS-15 00000000
REGS-19 00000000
REGS-1D 00000000
REGS-10 00000000
                                                   REGS-12 00000000
                                                                            REGS-13 00000000
REGS-17 00000000
REGS-14 00008001
                                                   REGS-16 00000000
REGS-18 00000000
REGS-1C 00000000
IF-ADDR 00000050
EX-ADDR 00000000
                                                   REGS-1A 00000000
                                                                            REGS-1B 00000000
                                                   REGS-1E 00000000
                                                                            REGS-1F 00000074
                         IF-INST 114B0002
EX-INST 14220001
                                                                            ID-INST 00000000
                                                   ID-ADDR 00000040
                                                   MM-ADDR 00000000
                                                                            MM-INST 00000000
RS-ADDR 00000007
IMMEDAT 00001820
                          RS-DATA 00000000
                                                                            RT-DATA 00000008
                                                   RT-ADDR 00000001
                         ALU-AIN 00000004
                                                   ALU-BIN 00000000
                                                                            ALU-OUT 00000000
                          FORWARD 00000000
                                                   MEMOPER 00001000
                                                                            MEMADDR 00000000
MEMDATR 00000000
                          MEMDATW 00000000
                                                   WB-ADDR 00000000
                                                                            WB-DATA 00000008
                         RESERVE FFFFFFFF
RESERVE FFFFFFFF
                                                                            RESERVE FFFFFFF
RESERVE FFFFFFF
                                                   RESERVE FFFFFFFF
                                                                            RESERVE FFFFFFFF
CPOS-03 00000000
                                                   RESERVE FFFFFFFF
RESERVE FFFFFFFF
                         CP0S-01 00000008
                                                   CP0S-02 00000001
CP0S-00 000000000
                                                                            CP8S-87 00000004
                         CP0S-05 00000000
                                                   CP0S-06 000000004
CP0S-04 00000000
                                                                            CP8S-8B 80080018
CP8S-8F 80080080
                         CP0S-09 000000004
                                                   CP0S-0A 00000009
CP0S-08 000000004
                         CP0S-0D 00000000
                                                   CP0S-0E 00000000
CP0S-0C 00000000
                                                                            CP0S-13 000000000
CP0S-10 00000000
                         CP0S-11 00000000
                                                   CP0S-12 00000000
                                                                            CP0S-17 000000000
                                                   CP0S-16 000000000
                         CP0S-15 00000000
CP0S-14 00008001
                                                                            CP8S-1B 00000000
CP0S-18 00000000
                         CP0S-19 000000000
                                                   CP0S-1A 00000000
                                                                            CP0S-1F 00000074
RESERVE 00411820
CP0S-1C 00000000
RESERVE 00000070
                                                   CP0S-1E 00000000
                         CP0S-1D 000000000
                                                   RESERVE 00000064
RESERVE 00000000
                         RESERVE 8C020018
                                                                            RESERVE 20660004
RESERVE 00000020
                         RESERVE 03E00008
```