



© Qualcomm Technologies, Inc. and/or its subsidiaries. All rights reserved.

Qualcomm Technologies, Inc.

Qualcomm
Confidential - May Contain Trade Secrets
2025-12-26 07:07:13 GMT
wangguanran@meigsmart.com

PM7250B Hardware Register Description

Module Name: MBG1
Base Address: 0x00002C00
Date: 12/21/2025 10:24 PM
Register Quick Reference:

Register	Offset	Type
MBG1_REVISION1	0x00002C00	Read
MBG1_REVISION2	0x00002C01	Read
MBG1_REVISION3	0x00002C02	Read
MBG1_REVISION4	0x00002C03	Read
MBG1_PERPH_TYPE	0x00002C04	Read
MBG1_PERPH_SUBTYPE	0x00002C05	Read
MBG1_STATUS1	0x00002C08	Read
MBG1_MODE_CTRL	0x00002C44	Read/Write
MBG1_EN_CTL	0x00002C46	Read/Write

MBG1_REVISION1 | 0x00002C00

Type:Read

Reset: 0x00000001

HW Version Register [7:0] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MINOR	This number is incremented for digital change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

MBG1_REVISION2 | 0x00002C01

Type:Read

Reset: 0x00000001

HW Version Register [15:8] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MAJOR	This number is incremented when changes are made to the digital HW that are not backwards compatible with existing software.

MBG1_REVISION3 | 0x00002C02

Type:Read

Reset: 0x00000005

HW Version Register [23:16]

Bits	Name	Description
7 : 0	ANA_MINOR	This number is incremented for analog change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

MBG1_REVISION4 | 0x00002C03

Type:Read

Reset: 0x00000000

HW Version Register [31:24]

Bits	Name	Description
7 : 0	ANA_MAJOR	This number is incremented when changes are made to the analog HW that are not backwards compatible with existing software.

MBG1_PERPH_TYPE | 0x00002C04

Type:Read

Reset: 0x0000000E

Peripheral Type PMIC_CONSTANT

Bits	Name	Description
7 : 0	TYPE	No description provided for this bit field. 14: MBG

MBG1_PERPH_SUBTYPE | 0x00002C05**Type:**Read**Reset:** 0x00000003

Peripheral SubType

Bits	Name	Description
7 : 0	SUBTYPE	No description provided for this bit field. 4: MBG_NOTRIM

MBG1_STATUS1 | 0x00002C08**Type:**Read**Reset:** 0x00000000

Status Registers

Bits	Name	Description
7 : 7	MBG_OK	1= MBG has started up and the Vref1p25 is charged up to at least vbg_pon level 0: MBG_NOT_OK 1: MBG_IS_OK

MBG1_MODE_CTRL | 0x00002C44**Type:**Read/Write**Reset:** 0x000000E0

No description provided for this register.

Bits	Name	Description
0 : 0	ROUT_SMALL_EN	Setting this bit high will reduce REF_BYN output impedance from 240k to 45k in mission mode. It does not impact the pullup path in start up process.
4 : 4	MBG_OK_DELAY	Controls whether an 18ms debounce is used (default 0), or 2ms debounce is used (state 1) for MBG_OK

Bits	Name	Description
5 : 5	TEMP_COMP_OFFSET_EN	otcomp_offset_trim control : Use TEMP_COMP_OFFSET_TRIM in mission mode if high; if low, set to default 7'b0
6 : 6	AVDD_FILTER_EN	setting this bit high will enable the AVDD Filter 0: AVDD_FILTER_DISABLED 1: AVDD_FILTER_ENABLED
7 : 7	STARTUP_EN	setting this bit high will enable a fast pullup path to the REF_BYP pin when the MBG is enabled, and MBG_OK = 0.

MBG1_EN_CTL | 0x00002C46

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 7	MBG_EN	register enable for MBG_EN; OR'd with pin enables for global MBG enable,'MBG_DISABLED=0, MBG_ENABLED=1',,MBG_CONTROL[7],'

Module Name: ADC_FG7_CMN2

Base Address: 0x00003000

Register Quick Reference:

Register	Offset	Type
ADC_FG7_CMN2_REVISION1	0x00003000	Read
ADC_FG7_CMN2_REVISION2	0x00003001	Read
ADC_FG7_CMN2_REVISION3	0x00003002	Read
ADC_FG7_CMN2_REVISION4	0x00003003	Read
ADC_FG7_CMN2_PERPH_TYPE	0x00003004	Read
ADC_FG7_CMN2_PERPH_SUBTYPE	0x00003005	Read

ADC_FG7_CMN2_REVISION1 | 0x00003000

Type:Read

Reset: 0x00000004

HW Version Register [7:0] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MINOR	This number is incremented for digital change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

ADC_FG7_CMN2_REVISION2 | 0x00003001

Type:Read

Reset: 0x00000005

HW Version Register [15:8] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MAJOR	This number is incremented when changes are made to the digital HW that are not backwards compatible with existing software.

ADC_FG7_CMN2_REVISION3 | 0x00003002

Type:Read

Reset: 0x00000000

HW Version Register [23:16]

Bits	Name	Description
7 : 0	ANA_MINOR	This number is incremented for analog change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

ADC_FG7_CMN2_REVISION4 | 0x00003003

Type:Read

Reset: 0x00000000

HW Version Register [31:24]

Bits	Name	Description
7 : 0	ANA_MAJOR	This number is incremented when changes are made to the analog HW that are not backwards compatible with existing software.

ADC_FG7_CMN2_PERPH_TYPE | 0x00003004

Type:Read

Reset: 0x00000008

Peripheral Type PMIC_CONSTANT

Bits	Name	Description
7 : 0	TYPE	ADC

ADC_FG7_CMN2_PERPH_SUBTYPE | 0x00003005

Type:Read

Reset: 0x0000002E

Peripheral SubType

Bits	Name	Description
7 : 0	SUBTYPE	ADC sub type

Module Name: ADC_FG1_USR

Base Address: 0x00003100

Register Quick Reference:

Register	Offset	Type
ADC_FG1_USR_REVISION1	0x00003100	Read
ADC_FG1_USR_REVISION2	0x00003101	Read
ADC_FG1_USR_REVISION3	0x00003102	Read
ADC_FG1_USR_REVISION4	0x00003103	Read
ADC_FG1_USR_PERPH_TYPE	0x00003104	Read
ADC_FG1_USR_PERPH_SUBTYPE	0x00003105	Read
ADC_FG1_USR_STATUS1	0x00003108	Read
ADC_FG1_USR_STATUS2	0x00003109	Read

Register	Offset	Type
ADC_FG1_USR_IBAT_MEAS	0x0000310F	Read
ADC_FG1_USR_INT_RT_STS	0x00003110	Read
ADC_FG1_USR_INT_SET_TYPE	0x00003111	Read/Write
ADC_FG1_USR_INT_POLARITY_HIGH	0x00003112	Read/Write
ADC_FG1_USR_INT_POLARITY_LOW	0x00003113	Read/Write
ADC_FG1_USR_INT_LATCHED_CLR	0x00003114	Write
ADC_FG1_USR_INT_EN_SET	0x00003115	Read/Write
ADC_FG1_USR_INT_EN_CLR	0x00003116	Read/Write
ADC_FG1_USR_INT_LATCHED_STS	0x00003118	Read
ADC_FG1_USR_INT_PENDING_STS	0x00003119	Read
ADC_FG1_USR_INT_MID_SEL	0x0000311A	Read/Write
ADC_FG1_USR_INT_PRIORITY	0x0000311B	Read/Write
ADC_FG1_USR_ADC_DIG_PARAM	0x00003142	Read/Write
ADC_FG1_USR_FAST_AVG_CTL	0x00003143	Read/Write
ADC_FG1_USR_ADC_CH_SEL_CTL	0x00003144	Read/Write
ADC_FG1_USR_DELAY_CTL	0x00003145	Read/Write
ADC_FG1_USR_EN_CTL1	0x00003146	Read/Write
ADC_FG1_USR_CONV_REQ	0x00003147	Write
ADC_FG1_USR_DATA0	0x00003150	Read
ADC_FG1_USR_DATA1	0x00003151	Read
ADC_FG1_USR_IBAT_DATA0	0x00003152	Read
ADC_FG1_USR_IBAT_DATA1	0x00003153	Read

ADC_FG1_USR_REVISION1 | 0x00003100

Type:Read

Reset: 0x00000004

HW Version Register [7:0] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MINOR	This number is incremented for digital change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

ADC_FG1_USR_REVISION2 | 0x00003101

Type:Read

Reset: 0x00000005

HW Version Register [15:8] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MAJOR	This number is incremented when changes are made to the digital HW that are not backwards compatible with existing software.

ADC_FG1_USR_REVISION3 | 0x00003102

Type:Read

Reset: 0x00000000

HW Version Register [23:16]

Bits	Name	Description
7 : 0	ANA_MINOR	This number is incremented for analog change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

ADC_FG1_USR_REVISION4 | 0x00003103

Type:Read

Reset: 0x00000000

HW Version Register [31:24]

Bits	Name	Description
7 : 0	ANA_MAJOR	This number is incremented when changes are made to the analog HW that are not backwards compatible with existing software.

ADC_FG1_USR_PERPH_TYPE | 0x00003104

Type:Read

Reset: 0x00000008

Peripheral Type PMIC_CONSTANT

Bits	Name	Description
7 : 0	TYPE	ADC

ADC_FG1_USR_PERPH_SUBTYPE | 0x00003105

Type:Read

Reset: 0x00000028

Peripheral SubType

Bits	Name	Description
7 : 0	SUBTYPE	ADC sub type

ADC_FG1_USR_STATUS1 | 0x00003108

Type:Read

Reset: 0x00000000

Status Registers

Bits	Name	Description
0 : 0	EOC	End of conversion status flag. Bit is de-asserted when arbiter is servicing a conversion request and asserted when conversion is completed. 0: CONV_NOT_COMPLETE 1: CONV_COMPLETE

Bits	Name	Description
1 : 1	REQ_STS	REQ_STS mirrors the REQ bit. When REQ is asserted the arbiter stores a descriptor in the conversion request queue. Bit is cleared when ADC conversion is completed. 0: REQ_NOT_IN_PROGRESS 1: REQ_IN_PROGRESS

ADC_FG1_USR_STATUS2 | 0x00003109

Type:Read

Reset: 0x00000000

Status Registers

Bits	Name	Description
7 : 5	CONV_SEQ_STATE	Conversion request FSM states. 0: IDLE_REQ 1: WAIT_HOLDOFF_RST 2: WAIT_HOLDOFF 3: RST_CH_ARB 4: GET_NEXT_CH 5: WAIT_ADC_EOC 6: WAIT_ADC_EOC2 7: GEN_IRQ

ADC_FG1_USR_IBAT_MEAS | 0x0000310F

Type:Read

Reset: 0x00000001

Read-Only register to indicate whether the battery current measurement is supported

Bits	Name	Description
0 : 0	SUPPORTED	0 - battery current measurement is NOT supported; 1 - battery current measurement IS supported 0: IBAT_MEAS_UNSUPPORTED 1: IBAT_MEAS_SUPPORTED

ADC_FG1_USR_INT_RT_STS | 0x00003110

Type:Read

Reset: 0x00000000

Interrupt Real Time Status Bits

Bits	Name	Description
0 : 0	EOC_INT_RT_STS	Secure process end of conversion interrupt. Active high signal two tcxo_clk cycles wide. 0: CONV_COMPLETE_INT_FALSE 1: CONV_COMPLETE_INT_TRUE

ADC_FG1_USR_INT_SET_TYPE | 0x00003111

Type:Read/Write

Reset: 0x00000000

0 = use level trigger interrupts, 1 = use edge trigger interrupts

Bits	Name	Description
0 : 0	EOC_SET_INT_TYPE	EOC interrupt set type 0: EOC_LEVEL 1: EOC_EDGE

ADC_FG1_USR_INT_POLARITY_HIGH | 0x00003112

Type:Read/Write

Reset: 0x00000000

1= Interrupt will trigger on a level high (rising edge) event, 0 = level high triggering is disabled

Bits	Name	Description
0 : 0	EOC_INT_HIGH	EOC interrupt high polarity enabled 0: EOC_INT_POL_HIGH_DISABLED 1: EOC_INT_POL_HIGH_ENABLED

ADC_FG1_USR_INT_POLARITY_LOW | 0x00003113

Type:Read/Write

Reset: 0x00000000

1' = Interrupt will trigger on a level low (falling edge) event, '0' = level low triggering is disabled

Bits	Name	Description
0 : 0	EOC_INT_LOW	EOC interrupt low polarity enabled 0: EOC_INT_POL_LOW_DISABLED 1: EOC_INT_POL_LOW_ENABLED

ADC_FG1_USR_INT_LATCHED_CLR | 0x00003114

Type:Write

Reset: 0x00000000

Writing a '1' to a bit in this register will rearm the interrupt when an interrupt is pending. It clears the internal sticky and sent bits

Bits	Name	Description
0 : 0	EOC_INT_LATCHED_CLR	EOC interrupt latched clear

ADC_FG1_USR_INT_EN_SET | 0x00003115

Type:Read/Write

Reset: 0x00000000

Writing '0' to a bit in this register has no effect. Writing a '1' to a bit in this register will enable the corresponding interrupt. Reading this register will readback enable status PMIC_SET_MASK

Bits	Name	Description
0 : 0	EOC_INT_EN_SET	EOC interrupt enable set 0: EOC_INT_DISABLED 1: EOC_INT_ENABLED

ADC_FG1_USR_INT_EN_CLR | 0x00003116

Type:Read/Write

Reset: 0x00000000

Writing a '0' to a bit in this register has no effect. Writing a '1' to a bit in this register will disable the corresponding interrupt. Reading this register will readback enable status PMIC_CLR_MASK=INT_EN_SET

Confidential - Qualcomm Technologies, Inc. and/or its affiliated companies - May Contain Trade Secrets

MAY CONTAIN U.S. AND INTERNATIONAL EXPORT CONTROLLED INFORMATION

Bits	Name	Description
0 : 0	EOC_INT_EN_CLR	EOC interrupt enable clear 0: EOC_INT_DISABLED 1: EOC_INT_ENABLED

ADC_FG1_USR_INT_LATCHED_STS | 0x00003118

Type:Read

Reset: 0x00000000

Debug: Latched (Sticky) Interrupt. '1' indicates that the interrupt has triggered. Once the latched bit is set it can only be cleared by writing the clear bit.

Bits	Name	Description
0 : 0	EOC_INT_LATCHED_STS	EOC interrupt latched 0: EOC_INT_LATCHED_FALSE 1: EOC_INT_LATCHED_TRUE

ADC_FG1_USR_INT_PENDING_STS | 0x00003119

Type:Read

Reset: 0x00000000

Debug: Pending is set if interrupt has been sent but not cleared.

Bits	Name	Description
0 : 0	EOC_INT_PENDING_STS	EOC interrupt pending 0: EOC_INT_PENDING_FALSE 1: EOC_INT_PENDING_TRUE

ADC_FG1_USR_INT_MID_SEL | 0x0000311A

Type:Read/Write

Reset: 0x00000000

Selects the MID that will receive the interrupt

Bits	Name	Description
1 : 0	INT_MID_SEL	Selects the MID that will receive the interrupt

ADC_FG1_USR_INT_PRIORITY | 0x0000311B

Type:Read/Write

Reset: 0x00000000

Selects the SPMI interrupt priority

Bits	Name	Description
0 : 0	INT_PRIORITY	Selects the SPMI interrupt priority 0: SR 1: A

ADC_FG1_USR_ADC_DIG_PARAM | 0x00003142

Type:Read/Write

Reset: 0x00000018

PMIC_STATIC

Bits	Name	Description
3 : 2	DEC_RATIO_SEL	Select the conversion decimation ratio: * DEC_RATIO_SEL = 0 ==> STEP1 = 170, STEP2 = 80 , Decimation Ratio = STEP1+STEP2 = 250 * DEC_RATIO_SEL = 1 ==> STEP1 = 340, STEP2 = 80 , Decimation Ratio = STEP1+STEP2 = 420 * DEC_RATIO_SEL = 2 ==> STEP1 = 680, STEP2 = 160, Decimation Ratio = STEP1+STEP2 = 840 The above table reflects the default ADC_CMN setting (CONV_MODE = 0 and DIG_BOOST_EN = 1). Please refer to the DIG_BOOST_EN field description in ADC_CMN peripheral if a non-default settings are used for CONV_MODE and DIG_BOOST_EN. 0: DEC_RATIO_SHORT 1: DEC_RATIO_MEDIUM 2: DEC_RATIO_LONG

Bits	Name	Description
5 : 4	CAL_SEL	Select calibration method 0: No_cal 1: ratio_cal 2: abs_cal
6 : 6	CAL_VAL	Select calibration values 0: timer_cal 1: new_cal

ADC_FG1_USR_FAST_AVG_CTL | 0x00003143

Type:Read/Write

Reset: 0x00000080

Fast Average Enable PMIC_STATIC

Bits	Name	Description
2 : 0	FAST_AVG_SAMPLES	Select number of samples for use in fast average mode (i.e. 2^(value). 0: AVG_1_SAMPLE 1: AVG_2_SAMPLES 2: AVG_4_SAMPLES 3: AVG_8_SAMPLES 4: AVG_16_SAMPLES
7 : 7	FAST_AVG_EN	Enabling will select low latency for multiple averaged conversions by overlapping window samples. When this is disabled, averaged samples are run back-to-back without overlapping. 0: FAST_AVG_DISABLED 1: FAST_AVG_ENABLED

ADC_FG1_USR_ADC_CH_SEL_CTL | 0x00003144

Type:Read/Write

Reset: 0x00000006

ADC Channel selection PMIC_STATIC

Bits	Name	Description
7 : 0	ADC_CH_SEL	ADC Channel selection, please refer to chip TDOS or sharepoint (go/adc_ch_sel) for more information

ADC_FG1_USR_DELAY_CTL | 0x00003145**Type:**Read/Write**Reset:** 0x00000000

Settle Delay PMIC_STATIC

Bits	Name	Description
3 : 0	HW_SETTLE_DELAY	Time between AMUX getting configured and the ADC starting conversion. Delay = 15us for value 0, 100us*(value) for 0<value<8, and 1ms*2^(value-8) otherwise 0: hw_settle_delay_15us 1: hw_settle_delay_100us 2: hw_settle_delay_200us 3: hw_settle_delay_300us 4: hw_settle_delay_400us 5: hw_settle_delay_500us 6: hw_settle_delay_600us 7: hw_settle_delay_700us 8: hw_settle_delay_1ms 9: hw_settle_delay_2ms 10: hw_settle_delay_4ms 11: hw_settle_delay_8ms 12: hw_settle_delay_16ms 13: hw_settle_delay_32ms 14: hw_settle_delay_64ms 15: hw_settle_delay_128ms

ADC_FG1_USR_EN_CTL1 | 0x00003146**Type:**Read/Write**Reset:** 0x00000000

Enables ADC module.

Bits	Name	Description
7 : 7	ADC_EN	Enables ADC module. Writing a '0' to this field will abort the ongoing conversion if there is any 0: ADC_DISABLED 1: ADC_ENABLED

ADC_FG1_USR_CONV_REQ | 0x00003147**Type:**Write**Reset:** 0x00000000

Conversion Request

Bits	Name	Description
7 : 7	REQ	Conversion request strobe. Note, logic only allows writes of 0x1 to this field. 0x0 writes to this field are ignored. 0: NO_OPERATION 1: START_CONV_REQ

ADC_FG1_USR_DATA0 | 0x00003150**Type:**Read**Reset:** 0x00000000

ADC Sample Byte 0

Bits	Name	Description
7 : 0	DATA_7_0	Low byte of ADC output for V-only, I-only, or VBAT of a V/I(synchronous or interleaved) conversions. DATA[15:0]={DATA1[7:0],DATA0[7:0]} forms a 16-bit 2's complement number. 1. For a V-only or VBAT of a V/I conversion, The actual voltage it represents is DATA[15:0]/115600*7.5 Volts if DIG_BOOST_EN=1, otherwise, DATA[15:0]/65536*7.5 Volts. 2. For a I-only conversion, The actual current it represents is DATA[15:0]/32767*10 Amps if SUBTYPE is between 0x28 and 0x2F, or DATA[15:0]/32767*5 Amps if SUBTYPE is between 0x38 and 0x3F.

ADC_FG1_USR_DATA1 | 0x00003151**Type:**Read**Reset:** 0x00000000

ADC Sample Byte 1

Bits	Name	Description
7 : 0	DATA_15_8	High byte of ADC output for V-only, I-only, or VBAT of a V/I(synchronous or interleaved) conversions. DATA[15:0]={DATA1[7:0],DATA0[7:0]} forms a 16-bit 2's complement number. 1. For a V-only or VBAT of a V/I conversion, The actual voltage it represents is DATA[15:0]/115600*7.5 Volts if DIG_BOOST_EN=1, otherwise, DATA[15:0]/65536*7.5 Volts. 2. For a I-only conversion, The actual current it represents is DATA[15:0]/32767*10 Amps if SUBTYPE is between 0x28 and 0x2F, or DATA[15:0]/32767*5 Amps if SUBTYPE is between 0x38 and 0x3F.

ADC_FG1_USR_IBAT_DATA0 | 0x00003152

Type:Read

Reset: 0x00000000

Battery-Current ADC Read-Out Byte 0 PMIC_ARRAY, PMIC_SCOPE==(IBAT_MEAS__SUPPORTED_PS==1)

Bits	Name	Description
7 : 0	DATA_7_0	Low byte of IBAT of a V/I(synchronous or interleaved) conversions. IBAT_DATA[15:0]={IBAT_DATA1[7:0],IBAT_DATA0[7:0]} forms a 16-bit 2's complement number. The actual current it represents is DATA[15:0]/32767*10 Amps if SUBTYPE is between 0x28 and 0x2F, or DATA[15:0]/32767*5 Amps if SUBTYPE is between 0x38 and 0x3F.

ADC_FG1_USR_IBAT_DATA1 | 0x00003153

Type:Read

Reset: 0x00000000

Battery-Current ADC Read-Out Byte 1 PMIC_ARRAY, PMIC_SCOPE==(IBAT_MEAS__SUPPORTED_PS==1)

Bits	Name	Description
7 : 0	DATA_15_8	Low byte of IBAT of a V/I(synchronous or interleaved) conversions. IBAT_DATA[15:0]={IBAT_DATA1[7:0],IBAT_DATA0[7:0]} forms a 16-bit 2's complement number. The actual current it represents is DATA[15:0]/32767*10 Amps if SUBTYPE is between 0x28 and 0x2F, or DATA[15:0]/32767*5 Amps if SUBTYPE is between 0x38 and 0x3F.

Module Name: ADC_FG2_MDM

Base Address: 0x00003200

Register Quick Reference:

Register	Offset	Type
ADC_FG2_MDM_REVISION1	0x00003200	Read
ADC_FG2_MDM_REVISION2	0x00003201	Read
ADC_FG2_MDM_REVISION3	0x00003202	Read
ADC_FG2_MDM_REVISION4	0x00003203	Read
ADC_FG2_MDM_PERPH_TYPE	0x00003204	Read
ADC_FG2_MDM_PERPH_SUBTYPE	0x00003205	Read
ADC_FG2_MDM_STATUS1	0x00003208	Read
ADC_FG2_MDM_STATUS2	0x00003209	Read
ADC_FG2_MDM_IBAT_MEAS	0x0000320F	Read
ADC_FG2_MDM_INT_RT_STS	0x00003210	Read
ADC_FG2_MDM_INT_SET_TYPE	0x00003211	Read/Write
ADC_FG2_MDM_INT_POLARITY_HIGH	0x00003212	Read/Write
ADC_FG2_MDM_INT_POLARITY_LOW	0x00003213	Read/Write
ADC_FG2_MDM_INT_LATCHED_CLR	0x00003214	Write
ADC_FG2_MDM_INT_EN_SET	0x00003215	Read/Write
ADC_FG2_MDM_INT_EN_CLR	0x00003216	Read/Write
ADC_FG2_MDM_INT_LATCHED_STS	0x00003218	Read
ADC_FG2_MDM_INT_PENDING_STS	0x00003219	Read
ADC_FG2_MDM_INT_MID_SEL	0x0000321A	Read/Write
ADC_FG2_MDM_INT_PRIORITY	0x0000321B	Read/Write
ADC_FG2_MDM_ADC_DIG_PARAM	0x00003242	Read/Write
ADC_FG2_MDM_FAST_AVG_CTL	0x00003243	Read/Write
ADC_FG2_MDM_ADC_CH_SEL_CTL	0x00003244	Read/Write
ADC_FG2_MDM_DELAY_CTL	0x00003245	Read/Write
ADC_FG2_MDM_EN_CTL1	0x00003246	Read/Write
ADC_FG2_MDM_CONV_REQ	0x00003247	Write
ADC_FG2_MDM_DATA0	0x00003250	Read
ADC_FG2_MDM_DATA1	0x00003251	Read
ADC_FG2_MDM_IBAT_DATA0	0x00003252	Read
ADC_FG2_MDM_IBAT_DATA1	0x00003253	Read

ADC_FG2_MDM_REVISION1 | 0x00003200**Type:**Read**Reset:** 0x00000004

HW Version Register [7:0] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MINOR	This number is incremented for digital change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

ADC_FG2_MDM_REVISION2 | 0x00003201**Type:**Read**Reset:** 0x00000005

HW Version Register [15:8] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MAJOR	This number is incremented when changes are made to the digital HW that are not backwards compatible with existing software.

ADC_FG2_MDM_REVISION3 | 0x00003202**Type:**Read**Reset:** 0x00000000

HW Version Register [23:16]

Bits	Name	Description
7 : 0	ANA_MINOR	This number is incremented for analog change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

ADC_FG2_MDM_REVISION4 | 0x00003203

Type:Read

Reset: 0x00000000

HW Version Register [31:24]

Bits	Name	Description
7 : 0	ANA_MAJOR	This number is incremented when changes are made to the analog HW that are not backwards compatible with existing software.

ADC_FG2_MDM_PERPH_TYPE | 0x00003204

Type:Read

Reset: 0x00000008

Peripheral Type PMIC_CONSTANT

Bits	Name	Description
7 : 0	TYPE	ADC

ADC_FG2_MDM_PERPH_SUBTYPE | 0x00003205

Type:Read

Reset: 0x00000029

Peripheral SubType

Bits	Name	Description
7 : 0	SUBTYPE	ADC sub type

ADC_FG2_MDM_STATUS1 | 0x00003208

Type:Read

Reset: 0x00000000

Status Registers

Bits	Name	Description
0 : 0	EOC	End of conversion status flag. Bit is de-asserted when arbiter is servicing a conversion request and asserted when conversion is completed. 0: CONV_NOT_COMPLETE 1: CONV_COMPLETE
1 : 1	REQ_STS	REQ_STS mirrors the REQ bit. When REQ is asserted the arbiter stores a descriptor in the conversion request queue. Bit is cleared when ADC conversion is completed. 0: REQ_NOT_IN_PROGRESS 1: REQ_IN_PROGRESS

ADC_FG2_MDM_STATUS2 | 0x00003209

Type:Read

Reset: 0x00000000

Status Registers

Bits	Name	Description
7 : 5	CONV_SEQ_STATE	Conversion request FSM states. 0: IDLE_REQ 1: WAIT_HOLDOFF_RST 2: WAIT_HOLDOFF 3: RST_CH_ARB 4: GET_NEXT_CH 5: WAIT_ADC_EOC 6: WAIT_ADC_EOC2 7: GEN_IRQ

ADC_FG2_MDM_IBAT_MEAS | 0x0000320F

Type:Read

Reset: 0x00000001

Read-Only register to indicate whether the battery current measurement is supported

Bits	Name	Description
0 : 0	SUPPORTED	0 - battery current measurement is NOT supported; 1 - battery current measurement IS supported 0: IBAT_MEAS_UNSUPPORTED 1: IBAT_MEAS_SUPPORTED

ADC_FG2_MDM_INT_RT_STS | 0x00003210

Type:Read

Reset: 0x00000000

Interrupt Real Time Status Bits

Bits	Name	Description
0 : 0	EOC_INT_RT_STS	Secure process end of conversion interrupt. Active high signal two tcxo_clk cycles wide. 0: CONV_COMPLETE_INT_FALSE 1: CONV_COMPLETE_INT_TRUE

ADC_FG2_MDM_INT_SET_TYPE | 0x00003211

Type:Read/Write

Reset: 0x00000000

0 = use level trigger interrupts, 1 = use edge trigger interrupts

Bits	Name	Description
0 : 0	EOC_SET_INT_TYPE	EOC interrupt set type 0: EOC_LEVEL 1: EOC_EDGE

ADC_FG2_MDM_INT_POLARITY_HIGH | 0x00003212

Type:Read/Write

Reset: 0x00000000

1= Interrupt will trigger on a level high (rising edge) event, 0 = level high triggering is disabled

Bits	Name	Description
0 : 0	EOC_INT_HIGH	EOC interrupt high polarity enabled 0: EOC_INT_POL_HIGH_DISABLED 1: EOC_INT_POL_HIGH_ENABLED

ADC_FG2_MDM_INT_POLARITY_LOW | 0x00003213

Type:Read/Write

Reset: 0x00000000

1' = Interrupt will trigger on a level low (falling edge) event, '0' = level low triggering is disabled

Bits	Name	Description
0 : 0	EOC_INT_LOW	EOC interrupt low polarity enabled 0: EOC_INT_POL_LOW_DISABLED 1: EOC_INT_POL_LOW_ENABLED

ADC_FG2_MDM_INT_LATCHED_CLR | 0x00003214

Type:Write

Reset: 0x00000000

Writing a '1' to a bit in this register will rearm the interrupt when an interrupt is pending. It clears the internal sticky and sent bits

Bits	Name	Description
0 : 0	EOC_INT_LATCHED_CLR	EOC interrupt latched clear

ADC_FG2_MDM_INT_EN_SET | 0x00003215

Type:Read/Write

Reset: 0x00000000

Writing '0' to a bit in this register has no effect. Writing a '1' to a bit in this register will enable the corresponding interrupt. Reading this register will readback enable status PMIC_SET_MASK

Bits	Name	Description
0 : 0	EOC_INT_EN_SET	EOC interrupt enable set 0: EOC_INT_DISABLED 1: EOC_INT_ENBLED

ADC_FG2_MDM_INT_EN_CLR | 0x00003216

Type:Read/Write

Reset: 0x00000000

Writing a '0' to a bit in this register has no effect. Writing a '1' to a bit in this register will disable the corresponding interrupt. Reading this register will readback enable status PMIC_CLR_MASK=INT_EN_SET

Bits	Name	Description
0 : 0	EOC_INT_EN_CLR	EOC interrupt enable clear 0: EOC_INT_DISABLED 1: EOC_INT_ENBLED

ADC_FG2_MDM_INT_LATCHED_STS | 0x00003218

Type:Read

Reset: 0x00000000

Debug: Latched (Sticky) Interrupt. '1' indicates that the interrutp has triggered. Once the latched bit is set it can only be cleared by writing the clear bit.

Bits	Name	Description
0 : 0	EOC_INT_LATCHED_STS	EOC interrupt latched 0: EOC_INT_LATCHED_FALSE 1: EOC_INT_LATCHED_TRUE

ADC_FG2_MDM_INT_PENDING_STS | 0x00003219

Type:Read

Reset: 0x00000000

Debug: Pending is set if interrupt has been sent but not cleared.

Bits	Name	Description
0 : 0	EOC_INT_PENDING_STS	EOC interrupt pending 0: EOC_INT_PENDING_FALSE 1: EOC_INT_PENDING_TRUE

ADC_FG2_MDM_INT_MID_SEL | 0x0000321A

Type:Read/Write

Reset: 0x00000000

Selects the MID that will receive the interrupt

Bits	Name	Description
1 : 0	INT_MID_SEL	Selects the MID that will receive the interrupt

ADC_FG2_MDM_INT_PRIORITY | 0x0000321B

Type:Read/Write

Reset: 0x00000000

Selects the SPMI interrupt priority

Bits	Name	Description
0 : 0	INT_PRIORITY	Selects the SPMI interrupt priority 0: SR 1: A

ADC_FG2_MDM_ADC_DIG_PARAM | 0x00003242

Type:Read/Write

Reset: 0x00000018

PMIC_STATIC

Bits	Name	Description
3 : 2	DEC_RATIO_SEL	Select the conversion decimation ratio: * DEC_RATIO_SEL = 0 ==> STEP1 = 170, STEP2 = 80 , Decimation Ratio = STEP1+STEP2 = 250 * DEC_RATIO_SEL = 1 ==> STEP1 = 340, STEP2 = 80 , Decimation Ratio = STEP1+STEP2 = 420 * DEC_RATIO_SEL = 2 ==> STEP1 = 680, STEP2 = 160, Decimation Ratio = STEP1+STEP2 = 840 The above table reflects the default ADC_CMN setting (CONV_MODE = 0 and DIG_BOOST_EN = 1). Please refer to the DIG_BOOST_EN field description in ADC_CMN peripheral if a non-default settings are used for CONV_MODE and DIG_BOOST_EN. 0: DEC_RATIO_SHORT 1: DEC_RATIO_MEDIUM 2: DEC_RATIO_LONG
5 : 4	CAL_SEL	Select calibration method 0: No_cal 1: ratio_cal 2: abs_cal
6 : 6	CAL_VAL	Select calibration values 0: timer_cal 1: new_cal

ADC_FG2_MDM_FAST_AVG_CTL | 0x00003243

Type:Read/Write

Reset: 0x00000080

Fast Average Enable PMIC_STATIC

Bits	Name	Description
2 : 0	FAST_AVG_SAMPLES	Select number of samples for use in fast average mode (i.e. 2^(value). 0: AVG_1_SAMPLE 1: AVG_2_SAMPLES 2: AVG_4_SAMPLES 3: AVG_8_SAMPLES 4: AVG_16_SAMPLES
7 : 7	FAST_AVG_EN	Enabling will select low latency for multiple averaged conversions by overlapping window samples. When this is disabled, averaged samples are run back-to-back without overlapping. 0: FAST_AVG_DISABLED 1: FAST_AVG_ENABLED

ADC_FG2_MDM_ADC_CH_SEL_CTL | 0x00003244**Type:**Read/Write**Reset:** 0x00000006

ADC Channel selection PMIC_STATIC

Bits	Name	Description
7 : 0	ADC_CH_SEL	ADC Channel selection, please refer to chip TDOS or sharepoint (go/adc_ch_sel) for more information

ADC_FG2_MDM_DELAY_CTL | 0x00003245**Type:**Read/Write**Reset:** 0x00000000

Settle Delay PMIC_STATIC

Bits	Name	Description
3 : 0	HW_SETTLE_DELAY	Time between AMUX getting configured and the ADC starting conversion. Delay = 15us for value 0, 100us*(value) for 0<value<8, and 1ms*2^(value-8) otherwise 0: hw_settle_delay_15us 1: hw_settle_delay_100us 2: hw_settle_delay_200us 3: hw_settle_delay_300us 4: hw_settle_delay_400us 5: hw_settle_delay_500us 6: hw_settle_delay_600us 7: hw_settle_delay_700us 8: hw_settle_delay_1ms 9: hw_settle_delay_2ms 10: hw_settle_delay_4ms 11: hw_settle_delay_8ms 12: hw_settle_delay_16ms 13: hw_settle_delay_32ms 14: hw_settle_delay_64ms 15: hw_settle_delay_128ms

ADC_FG2_MDM_EN_CTL1 | 0x00003246

Type:Read/Write

Reset: 0x00000000

Enables ADC module.

Bits	Name	Description
7 : 7	ADC_EN	Enables ADC module. Writing a '0' to this field will abort the ongoing conversion if there is any 0: ADC_DISABLED 1: ADC_ENABLED

ADC_FG2_MDM_CONV_REQ | 0x00003247

Type:Write

Reset: 0x00000000

Conversion Request

Bits	Name	Description
7 : 7	REQ	Conversion request strobe. Note, logic only allows writes of 0x1 to this field. 0x0 writes to this field are ignored. 0: NO_OPERATION 1: START_CONV_REQ

ADC_FG2_MDM_DATA0 | 0x00003250

Type:Read

Reset: 0x00000000

ADC Sample Byte 0

Bits	Name	Description
7 : 0	DATA_7_0	Low byte of ADC output for V-only, I-only, or VBAT of a V/I(synchronous or interleaved) conversions. DATA[15:0]={DATA1[7:0],DATA0[7:0]} forms a 16-bit 2's complement number. 1. For a V-only or VBAT of a V/I conversion, The actual voltage it represents is DATA[15:0]/115600*7.5 Volts if DIG_BOOST_EN=1, otherwise, DATA[15:0]/65536*7.5 Volts. 2. For a I-only conversion, The actual current it represents is DATA[15:0]/32767*10 Amps if SUBTYPE is between 0x28 and 0x2F, or DATA[15:0]/32767*5 Amps if SUBTYPE is between 0x38 and 0x3F.

ADC_FG2_MDM_DATA1 | 0x00003251

Type:Read

Reset: 0x00000000

ADC Sample Byte 1

Bits	Name	Description
7 : 0	DATA_15_8	High byte of ADC output for V-only, I-only, or VBAT of a V/I(synchronous or interleaved) conversions. DATA[15:0]={DATA1[7:0],DATA0[7:0]} forms a 16-bit 2's complement number. 1. For a V-only or VBAT of a V/I conversion, The actual voltage it represents is DATA[15:0]/115600*7.5 Volts if DIG_BOOST_EN=1, otherwise, DATA[15:0]/65536*7.5 Volts. 2. For a I-only conversion, The actual current it represents is DATA[15:0]/32767*10 Amps if SUBTYPE is between 0x28 and 0x2F, or DATA[15:0]/32767*5 Amps if SUBTYPE is between 0x38 and 0x3F.

ADC_FG2_MDM_IBAT_DATA0 | 0x00003252

Type:Read

Reset: 0x00000000

Battery-Current ADC Read-Out Byte 0 PMIC_ARRAY, PMIC_SCOPE==(IBAT_MEAS__SUPPORTED_PS==1)

Bits	Name	Description
7 : 0	DATA_7_0	Low byte of IBAT of a V/I(synchronous or interleaved) conversions. IBAT_DATA[15:0]={IBAT_DATA1[7:0],IBAT_DATA0[7:0]} forms a 16-bit 2's complement number. The actual current it represents is DATA[15:0]/32767*10 Amps if SUBTYPE is between 0x28 and 0x2F, or DATA[15:0]/32767*5 Amps if SUBTYPE is between 0x38 and 0x3F.

Type:Read**Reset:** 0x00000000

Battery-Current ADC Read-Out Byte 1 PMIC_ARRAY, PMIC_SCOPE==(IBAT_MEAS__SUPPORTED_PS==1)

Bits	Name	Description
7 : 0	DATA_15_8	Low byte of IBAT of a V/I(synchronous or interleaved) conversions. IBAT_DATA[15:0]={IBAT_DATA1[7:0],IBAT_DATA0[7:0]} forms a 16-bit 2's complement number. The actual current it represents is DATA[15:0]/32767*10 Amps if SUBTYPE is between 0x28 and 0x2F, or DATA[15:0]/32767*5 Amps if SUBTYPE is between 0x38 and 0x3F.

Module Name: ADC_FG5_BTM_4**Base Address:** 0x00003500**Register Quick Reference:**

Register	Offset	Type
ADC_FG5_BTM_4_REVISION1	0x00003500	Read
ADC_FG5_BTM_4_REVISION2	0x00003501	Read
ADC_FG5_BTM_4_REVISION3	0x00003502	Read
ADC_FG5_BTM_4_REVISION4	0x00003503	Read
ADC_FG5_BTM_4_PERPH_TYPE	0x00003504	Read
ADC_FG5_BTM_4_PERPH_SUBTYPE	0x00003505	Read
ADC_FG5_BTM_4_STATUS2	0x00003509	Read
ADC_FG5_BTM_4_STATUS_LOW	0x0000350A	Read
ADC_FG5_BTM_4_STATUS_HIGH	0x0000350B	Read
ADC_FG5_BTM_4_NUM_BTM	0x0000350F	Read
ADC_FG5_BTM_4_INT_RT_STS	0x00003510	Read
ADC_FG5_BTM_4_INT_SET_TYPE	0x00003511	Read/Write
ADC_FG5_BTM_4_INT_POLARITY_HIGH	0x00003512	Read/Write
ADC_FG5_BTM_4_INT_POLARITY_LOW	0x00003513	Read/Write
ADC_FG5_BTM_4_INT_LATCHED_CLR	0x00003514	Write
ADC_FG5_BTM_4_INT_EN_SET	0x00003515	Read/Write
ADC_FG5_BTM_4_INT_EN_CLR	0x00003516	Read/Write

Register	Offset	Type
ADC_FG5_BT_M_4_INT_LATCHED_STS	0x00003518	Read
ADC_FG5_BT_M_4_INT_PENDING_STS	0x00003519	Read
ADC_FG5_BT_M_4_INT_MID_SEL	0x0000351A	Read/Write
ADC_FG5_BT_M_4_INT_PRIORITY	0x0000351B	Read/Write
ADC_FG5_BT_M_4_BT_M_FAULT_TRIGGER_CTL	0x00003540	Read/Write
ADC_FG5_BT_M_4_BT_M_PBS_TRIGGER_CTL	0x00003541	Read/Write
ADC_FG5_BT_M_4_ADC_DIG_PARAM	0x00003542	Read/Write
ADC_FG5_BT_M_4_FAST_AVG_CTL	0x00003543	Read/Write
ADC_FG5_BT_M_4_MEAS_INTERVAL_CTL	0x00003544	Read/Write
ADC_FG5_BT_M_4_MEAS_INTERVAL_CTL2	0x00003545	Read/Write
ADC_FG5_BT_M_4_EN_CTL1	0x00003546	Read/Write
ADC_FG5_BT_M_4_CONV_REQ	0x00003547	Write
ADC_FG5_BT_M_4_DATA_HOLD_CTL	0x00003550	Read/Write
ADC_FG5_BT_M_4_BT_M_ADC_CH_SEL_CTL_0	0x00003560	Read/Write
ADC_FG5_BT_M_4_BT_M_LOW_THR0_0	0x00003561	Read/Write
ADC_FG5_BT_M_4_BT_M_LOW_THR1_0	0x00003562	Read/Write
ADC_FG5_BT_M_4_BT_M_HIGH_THR0_0	0x00003563	Read/Write
ADC_FG5_BT_M_4_BT_M_HIGH_THR1_0	0x00003564	Read/Write
ADC_FG5_BT_M_4_BT_M_MEAS_INTERVAL_CTL_0	0x00003565	Read/Write
ADC_FG5_BT_M_4_BT_M_CTL_0	0x00003566	Read/Write
ADC_FG5_BT_M_4_BT_M_EN_0	0x00003567	Read/Write
ADC_FG5_BT_M_4_BT_M_ADC_CH_SEL_CTL_1	0x00003568	Read/Write
ADC_FG5_BT_M_4_BT_M_LOW_THR0_1	0x00003569	Read/Write
ADC_FG5_BT_M_4_BT_M_LOW_THR1_1	0x0000356A	Read/Write
ADC_FG5_BT_M_4_BT_M_HIGH_THR0_1	0x0000356B	Read/Write
ADC_FG5_BT_M_4_BT_M_HIGH_THR1_1	0x0000356C	Read/Write
ADC_FG5_BT_M_4_BT_M_MEAS_INTERVAL_CTL_1	0x0000356D	Read/Write
ADC_FG5_BT_M_4_BT_M_CTL_1	0x0000356E	Read/Write
ADC_FG5_BT_M_4_BT_M_EN_1	0x0000356F	Read/Write
ADC_FG5_BT_M_4_BT_M2P_ADC_CH_SEL_CTL_0	0x00003570	Read/Write
ADC_FG5_BT_M_4_BT_M2P_LOW_THR0_0	0x00003571	Read/Write
ADC_FG5_BT_M_4_BT_M2P_LOW_THR1_0	0x00003572	Read/Write

Register	Offset	Type
ADC_FG5_BT_M_4_BT_M2P_HIGH_THR0_0	0x00003573	Read/Write
ADC_FG5_BT_M_4_BT_M2P_HIGH_THR1_0	0x00003574	Read/Write
ADC_FG5_BT_M_4_BT_M2P_MEAS_INTERVAL_CTL_0	0x00003575	Read/Write
ADC_FG5_BT_M_4_BT_M2P_CTL_0	0x00003576	Read/Write
ADC_FG5_BT_M_4_BT_M2P_EN_0	0x00003577	Read/Write
ADC_FG5_BT_M_4_BT_M2P_ADC_CH_SEL_CTL_1	0x00003578	Read/Write
ADC_FG5_BT_M_4_BT_M2P_LOW_THR0_1	0x00003579	Read/Write
ADC_FG5_BT_M_4_BT_M2P_LOW_THR1_1	0x0000357A	Read/Write
ADC_FG5_BT_M_4_BT_M2P_HIGH_THR0_1	0x0000357B	Read/Write
ADC_FG5_BT_M_4_BT_M2P_HIGH_THR1_1	0x0000357C	Read/Write
ADC_FG5_BT_M_4_BT_M2P_MEAS_INTERVAL_CTL_1	0x0000357D	Read/Write
ADC_FG5_BT_M_4_BT_M2P_CTL_1	0x0000357E	Read/Write
ADC_FG5_BT_M_4_BT_M2P_EN_1	0x0000357F	Read/Write
ADC_FG5_BT_M_4_BT_M_DATA0_0	0x000035A0	Read
ADC_FG5_BT_M_4_BT_M_DATA1_0	0x000035A1	Read
ADC_FG5_BT_M_4_BT_M_DATA0_1	0x000035A2	Read
ADC_FG5_BT_M_4_BT_M_DATA1_1	0x000035A3	Read
ADC_FG5_BT_M_4_BT_M2P_DATA0_0	0x000035A4	Read
ADC_FG5_BT_M_4_BT_M2P_DATA1_0	0x000035A5	Read
ADC_FG5_BT_M_4_BT_M2P_DATA0_1	0x000035A6	Read
ADC_FG5_BT_M_4_BT_M2P_DATA1_1	0x000035A7	Read

ADC_FG5_BT_M_4_REVISION1 | 0x00003500

Type:Read

Reset: 0x00000004

HW Version Register [7:0] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MINOR	This number is incremented for digital change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

ADC_FG5_BTM_4_REVISION2 | 0x00003501**Type:**Read**Reset:** 0x00000005

HW Version Register [15:8] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MAJOR	This number is incremented when changes are made to the digital HW that are not backwards compatible with existing software.

ADC_FG5_BTM_4_REVISION3 | 0x00003502**Type:**Read**Reset:** 0x00000000

HW Version Register [23:16]

Bits	Name	Description
7 : 0	ANA_MINOR	This number is incremented for analog change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

ADC_FG5_BTM_4_REVISION4 | 0x00003503**Type:**Read**Reset:** 0x00000000

HW Version Register [31:24]

Bits	Name	Description
7 : 0	ANA_MAJOR	This number is incremented when changes are made to the analog HW that are not backwards compatible with existing software.

ADC_FG5_BTM_4_PERPH_TYPE | 0x00003504

Type:Read

Reset: 0x00000008

Peripheral Type PMIC_CONSTANT

Bits	Name	Description
7 : 0	TYPE	ADC

ADC_FG5_BTМ_4_PERPH_SUBTYPE | 0x00003505

Type:Read

Reset: 0x0000002C

Peripheral SubType

Bits	Name	Description
7 : 0	SUBTYPE	ADC sub type

ADC_FG5_BTМ_4_STATUS2 | 0x00003509

Type:Read

Reset: 0x00000000

Status Registers

Bits	Name	Description
7 : 5	CONV_SEQ_STATE	Conversion request states selected by SEL_FSM register field. SEL_FSM Signal 0 Request FSM #1 state[3;0] 1 Request FSM #2 state[3;0] 2 Request FSM #3 state[3;0] 0: IDLE_REQ 1: WAIT_HOLDOFF_RST 2: WAIT_HOLDOFF 3: RST_CH_ARB 4: GET_NEXT_CH 5: WAIT_ADC_EOC 6: WAIT_ADC_EOC2 7: GEN_IRQ

ADC_FG5_BTMM_4_STATUS_LOW | 0x0000350A

Type:Read

Reset: 0x00000000

Indicates measurement(s) where ADC read is less than low threshold.

PMIC_SCOPE=NUM_BTMM_NUM_BTMM_PS

Bits	Name	Description
3 : 0	LOW	Under-low-threshold status register field. Every BTMM channel has one bit in this status register to indicate whether its conversion result is lower than its {LOW_THR_15_8[7:0], LOW_THR_7_0[7:0]} setting. For example, channel #0 status is at bit 0, channel #1 status is at bit 1, and so on. 0: LOW_FALSE 1: LOW_TRUE

ADC_FG5_BTMM_4_STATUS_HIGH | 0x0000350B

Type:Read

Reset: 0x00000000

Indicates measurement(s) where ADC read is greater than high threshold.

PMIC_SCOPE=NUM_BTMM_NUM_BTMM_PS

Bits	Name	Description
3 : 0	HIGH	Above-high-threshold status register field. Every BTM channel has one bit in this status register to indicate whether its conversion result is higher than its {HIGH_THR_15_8[7:0], HIGH_THR_7_0[7:0]} setting. For example, channel #0 status is at bit 0, channel #1 status is at bit 1, and so on. 0: HIGH_FALSE 1: HIGH_TRUE

ADC_FG5_BT_M_4_NUM_BT_M | 0x0000350F

Type:Read

Reset: 0x00000004

Read-Only register to indicate the number of available BTM channels

Bits	Name	Description
7 : 0	NUM_BT_M	Number of available BTM channels

ADC_FG5_BT_M_4_INT_RT_STS | 0x00003510

Type:Read

Reset: 0x00000000

0 = use level trigger interrupts, 1 = use edge trigger interrupts

Bits	Name	Description
0 : 0	THR_INT_RT_STS	Threshold interrupt set type 0: THR_INT_FALSE 1: THR_INT_TRUE

ADC_FG5_BT_M_4_INT_SET_TYPE | 0x00003511

Type:Read/Write

Reset: 0x00000000

1= Interrupt will trigger on a level high (rising edge) event, 0 = level high triggering is disabled

Bits	Name	Description
0 : 0	THR_INT_SET_TYPE	Threshold interrupt high polarity enabled 0: THR_INT_POL_HIGH_DISABLED 1: THR_INT_POL_HIGH_ENABLED

ADC_FG5_BTMM4_INT_POLARITY_HIGH | 0x00003512

Type:Read/Write

Reset: 0x00000000

1' = Interrupt will trigger on a level low (falling edge) event, '0' = level low triggering is disabled

Bits	Name	Description
0 : 0	THR_INT_HIGH	Threshold interrupt high polarity enabled 0: HIGH_THR_INT_POL_HIGH_DISABLED 1: HIGH_THR_INT_POL_HIGH_ENABLED

ADC_FG5_BTMM4_INT_POLARITY_LOW | 0x00003513

Type:Read/Write

Reset: 0x00000000

1' = Interrupt will trigger on a level low (falling edge) event, '0' = level low triggering is disabled

Bits	Name	Description
0 : 0	THR_INT_LOW	Threshold interrupt low polarity enabled 0: THR_INT_POL_DISABLED 1: THR_INT_POL_ENABLED

ADC_FG5_BTMM4_INT_LATCHED_CLR | 0x00003514

Type:Write

Reset: 0x00000000

Writing a '1' to a bit in this register will rearm the interrupt when an interrupt is pending. It clears the internal sticky and sent bits

Bits	Name	Description
0 : 0	THR_INT_LATCHED_CLR	Threshold interrupt latched clear 0: THR_INT_FALSE 1: THR_INT_TRUE

ADC_FG5_BTM_4_INT_EN_SET | 0x00003515

Type:Read/Write

Reset: 0x00000000

Writing '0' to a bit in this register has no effect. Writing a '1' to a bit in this register will enable the corresponding interrupt. Reading this register will readback enable status PMIC_SET_MASK

Bits	Name	Description
0 : 0	THR_INT_EN_SET	Threshold interrupt enable set 0: THR_INT_DISABLED 1: THR_INT_ENBLED

ADC_FG5_BTM_4_INT_EN_CLR | 0x00003516

Type:Read/Write

Reset: 0x00000000

Writing a '0' to a bit in this register has no effect. Writing a '1' to a bit in this register will disable the corresponding interrupt. Reading this register will readback enable status PMIC_CLR_MASK=INT_EN_SET

Bits	Name	Description
0 : 0	THR_INT_EN_CLR	Threshold interrupt enable clear 0: THR_INT_DISABLED 1: THR_INT_ENBLED

ADC_FG5_BTM_4_INT_LATCHED_STS | 0x00003518

Type:Read

Reset: 0x00000000

Debug: Latched (Sticky) Interrupt. '1' indicates that the interrutp has triggered. Once the latched bit is set it can only be cleared by writing the clear bit.

Bits	Name	Description
0 : 0	THR_INT_LATCHED_STS	Threshold interrupt latched 0: THR_INT_LATCHED_FALSE 1: THR_INT_LATCHED_TRUE

ADC_FG5_BTMM4_INT_PENDING_STS | 0x00003519

Type:Read

Reset: 0x00000000

Debug: Pending is set if interrupt has been sent but not cleared.

Bits	Name	Description
0 : 0	THR_INT_PENDING_STS	Threshold interrupt pending 0: THR_INT_PENDING_FALSE 1: THR_INT_PENDING_TRUE

ADC_FG5_BTMM4_INT_MID_SEL | 0x0000351A

Type:Read/Write

Reset: 0x00000000

Selects the MID that will receive the interrupt

Bits	Name	Description
1 : 0	INT_MID_SEL	Selects the MID that will receive the interrupt

ADC_FG5_BTMM4_INT_PRIORITY | 0x0000351B

Type:Read/Write

Reset: 0x00000000

Selects the SPMI interrupt priority

Bits	Name	Description
0 : 0	INT_PRIORITY	Selects the SPMI interrupt priority 0: SR 1: A

ADC_FG5_BTMM_4_BTMM_FAULT_TRIGGER_CTL | 0x00003540**Type:**Read/Write**Reset:** 0x00000000

BTM FAULT Trigger Control Register PMIC_STATIC, PMIC_SCOPE=NUM_BTMM_NUM_BTMM_PS,
PMIC_LOCKEDBYBIT=LOCKBIT_BTMM_PERPH

Bits	Name	Description
3 : 0	CH_EN	Select which channel's threshold crossing flag should assert BTM trigger to PON. Each channel is enabled/disabled by one bit of this register. For example, channel #0 is enabled/disabled by bit 0, channel #1 is enabled/disabled by bit 1, and so on.

ADC_FG5_BTMM_4_BTMM_PBS_TRIGGER_CTL | 0x00003541**Type:**Read/Write**Reset:** 0x00000000

BTM PBS Trigger Control Register PMIC_STATIC, PMIC_SCOPE=NUM_BTMM_NUM_BTMM_PS,
PMIC_LOCKEDBYBIT=LOCKBIT_BTMM_PERPH

Bits	Name	Description
3 : 0	CH_EN	Select which channel's threshold crossing flag should assert BTM trigger to PBS. Each channel is enabled/disabled by one bit of this register. For example, channel #0 is enabled/disabled by bit 0, channel #1 is enabled/disabled by bit 1, and so on.

ADC_FG5_BTMM_4_ADC_DIG_PARAM | 0x00003542**Type:**Read/Write**Reset:** 0x00000008

PMIC_STATIC

Bits	Name	Description
3 : 2	DEC_RATIO_SEL	Select the conversion decimation ratio: * DEC_RATIO_SEL = 0 ==> STEP1 = 170, STEP2 = 80 , Decimation Ratio = STEP1+STEP2 = 250 * DEC_RATIO_SEL = 1 ==> STEP1 = 340, STEP2 = 80 , Decimation Ratio = STEP1+STEP2 = 420 * DEC_RATIO_SEL = 2 ==> STEP1 = 680, STEP2 = 160, Decimation Ratio = STEP1+STEP2 = 840 The above table reflects the default ADC_CMN setting (CONV_MODE = 0 and DIG_BOOST_EN = 1). Please refer to the DIG_BOOST_EN field description in ADC_CMN peripheral if a non-default settings are used for CONV_MODE and DIG_BOOST_EN. 0: DEC_RATIO_SHORT 1: DEC_RATIO_MEDIUM 2: DEC_RATIO_LONG

ADC_FG5_BT_M_4_FAST_AVG_CTL | 0x00003543

Type:Read/Write

Reset: 0x00000080

Fast Average Enable PMIC_STATIC

Bits	Name	Description
2 : 0	FAST_AVG_SAMPLES	Select number of samples for use in fast average mode (i.e. 2^(value). 0: AVG_1_SAMPLE 1: AVG_2_SAMPLES 2: AVG_4_SAMPLES 3: AVG_8_SAMPLES 4: AVG_16_SAMPLES
7 : 7	FAST_AVG_EN	Enabling will select low latency for multiple averaged conversions by overlapping window samples. When this is disabled, averaged samples are run back-to-back without overlapping. 0: FAST_AVG_DISABLED 1: FAST_AVG_ENABLED

ADC_FG5_BT_M_4_MEAS_INTERVAL_CTL | 0x00003544

Type:Read/Write

Reset: 0x00000000

Interval Mode Control PMIC_STATIC

Bits	Name	Description
3 : 0	MEAS_INTERVAL_TIME1	Select measurement interval time (i.e., If value=0, use 0ms, else use 2^(value+4)/32768). 0: meas_interval1_0ms 1: meas_interval1_1p0ms 2: meas_interval1_2p0ms 3: meas_interval1_3p9ms 4: meas_interval1_7p8ms 5: meas_interval1_15p6ms 6: meas_interval1_31p3ms 7: meas_interval1_62p5ms 8: meas_interval1_125ms 9: meas_interval1_250ms 10: meas_interval1_500ms 11: meas_interval1_1s 12: meas_interval1_2s 13: meas_interval1_4s 14: meas_interval1_8s 15: meas_interval1_16s

ADC_FG5_BTМ_4_MEAS_INTERVAL_CTL2 | 0x00003545

Type:Read/Write

Reset: 0x00000000

PMIC_STATIC

Bits	Name	Description
3 : 0	MEAS_INTERVAL_TIME3	Large timer: Select measurement interval time in seconds. 0: meas_interval3_0s 1: meas_interval3_1s 2: meas_interval3_2s 3: meas_interval3_3s 4: meas_interval3_4s 5: meas_interval3_5s 6: meas_interval3_6s 7: meas_interval3_7s 8: meas_interval3_8s 9: meas_interval3_9s 10: meas_interval3_10s 11: meas_interval3_11s 12: meas_interval3_12s 13: meas_interval3_13s 14: meas_interval3_14s 15: meas_interval3_15s
7 : 4	MEAS_INTERVAL_TIME2	Small timer: Select measurement interval time in 100ms increments. 0: meas_interval2_0ms 1: meas_interval2_100ms 2: meas_interval2_200ms 3: meas_interval2_300ms 4: meas_interval2_400ms 5: meas_interval2_500ms 6: meas_interval2_600ms 7: meas_interval2_700ms 8: meas_interval2_800ms 9: meas_interval2_900ms 10: meas_interval2_1000ms 11: meas_interval2_1100ms 12: meas_interval2_1200ms 13: meas_interval2_1300ms 14: meas_interval2_1400ms 15: meas_interval2_1500ms

ADC_FG5_BTM_4_EN_CTL1 | 0x00003546

Type:Read/Write

Reset: 0x00000000

Enables ADC module. PMIC_LOCKEDBYBIT=LOCKBIT_BTM_PERPH

Bits	Name	Description
7 : 7	ADC_EN	Enables ADC module. Writing a '0' to this field will abort all the ongoing BTM conversions if there is any 0: ADC_DISABLED 1: ADC_ENABLED

ADC_FG5_BTMM_4_CONV_REQ | 0x00003547

Type:Write

Reset: 0x00000000

Conversion Request

Bits	Name	Description
7 : 7	REQ	Conversion request strobe. Note, logic only allows writes of 0x1 to this field. 0x0 writes to this field are ignored. 0: NO_OPERATION 1: START_CONV_REQ

ADC_FG5_BTMM_4_DATA_HOLD_CTL | 0x00003550

Type:Read/Write

Reset: 0x00000000

Data Hold Control register

Bits	Name	Description
0 : 0	HOLD	Every time this register bit is written to a '1', the {Mx_DATA1[7:0], Mx_DATA0[7:0]} data and STATUS_HIGH/STATUS_LOW status will be loaded to a shadow register for read access. However, if this register is a '0', the free-running {Mx_DATA1[7:0], Mx_DATA0[7:0]} data and STATUS_HIGH/STATUS_LOW status will be read instead. 0: FREE_RUNNING 1: HOLD_DATA

ADC_FG5_BTMM_4_BTMM_ADC_CH_SEL_CTL_0 | 0x00003560

Type:Read/Write

Reset: 0x000000FF

ADC Channel selection PMIC_STATIC, PMIC_LOCKEDBYBIT=LOCKBIT_BTMO

Bits	Name	Description
7 : 0	ADC_CH_SEL	ADC Channel selection, please refer to chip TDOS or sharepoint (go/adc_ch_sel) for more information

ADC_FG5_BTMO_4_BTMO_LOW_THRO_0 | 0x00003561

Type:Read/Write

Reset: 0x00000001

Low Threshold Byte 0 PMIC_LOCKEDBYBIT=LOCKBIT_BTMO

Bits	Name	Description
7 : 0	LOW_THR_7_0	Low byte of low threshold detector. BTMO_LOW_THR[15:0]={BTMO_LOW_THR1[7:0],BTMO_LOW_THRO[7:0]} forms a 16-bit 2's complement number. The actual voltage it represents is BTMO_LOW_THR[15:0]/115600*7.5 Volts if DIG_BOOST_EN=1, otherwise, BTMO_LOW_THR[15:0]/65536*7.5 Volts. A write to this register must be followed by a BTMO_LOW_THR1 write.

ADC_FG5_BTMO_4_BTMO_LOW_THR1_0 | 0x00003562

Type:Read/Write

Reset: 0x00000080

Low Threshold Byte 1 PMIC_LOCKEDBYBIT=LOCKBIT_BTMO

Bits	Name	Description
7 : 0	LOW_THR_15_8	High byte of low threshold detector. BTMO_LOW_THR[15:0]={BTMO_LOW_THR1[7:0],BTMO_LOW_THRO[7:0]} forms a 16-bit 2's complement number. The actual voltage it represents is BTMO_LOW_THR[15:0]/115600*7.5 Volts if DIG_BOOST_EN=1, otherwise, BTMO_LOW_THR[15:0]/65536*7.5 Volts. A write to this register must be preceded by a BTMO_LOW_THRO write.

ADC_FG5_BTMO_4_BTMO_HIGH_THRO_0 | 0x00003563

Type:Read/Write

Reset: 0x000000FF

High Threshold Byte 0 PMIC_LOCKEDBYBIT=LOCKBIT_BTMO

Bits	Name	Description
7 : 0	HIGH_THR_7_0	Low byte of high threshold detector. BTM_HIGH_THR[15:0]={BTM_HIGH_THR1[7:0],BTM_HIGH_THR0[7:0]} forms a 16-bit 2's complement number. The actual voltage it represents is BTM_HIGH_THR[15:0]/115600*7.5 Volts if DIG_BOOST_EN=1, otherwise, BTM_HIGH_THR[15:0]/65536*7.5 Volts. A write to this register must be followed by a BTM_HIGH_THR1 write.

ADC_FG5_BTMO_4_BTMO_HIGH_THR1_O | 0x00003564

Type:Read/Write

Reset: 0x0000007F

High Threshold Byte 1 PMIC_LOCKEDBYBIT=LOCKBIT_BTMO

Bits	Name	Description
7 : 0	HIGH_THR_15_8	High byte of high threshold detector. BTM_HIGH_THR[15:0]={BTM_HIGH_THR1[7:0],BTM_HIGH_THR0[7:0]} forms a 16-bit 2's complement number. The actual voltage it represents is BTM_HIGH_THR[15:0]/115600*7.5 Volts if DIG_BOOST_EN=1, otherwise, BTM_HIGH_THR[15:0]/65536*7.5 Volts. A write to this register must be preceded by a BTM_HIGH_THR0 write.

ADC_FG5_BTMO_4_BTMO_MEAS_INTERVAL_CTL_O | 0x00003565

Type:Read/Write

Reset: 0x00000000

Interval mode select PMIC_LOCKEDBYBIT=LOCKBIT_BTMO

Bits	Name	Description
1 : 0	MEAS_INTERVAL_TIME	Select which interval timer to use 0: USING_TIMER1 1: USING_TIMER2 2: USING_TIMER3

ADC_FG5_BTMO_4_BTMO_CTL_O | 0x00003566

Type:Read/Write

Reset: 0x00000000

BTM control PMIC_STATIC, PMIC_LOCKEDBYBIT=LOCKBIT_BTMO

Bits	Name	Description
3 : 0	HW_SETTLE_DELAY	Time between AMUX getting configured and the ADC starting conversion. Delay = 15us for value 0, 100us*(value) for 0<value<8, and 1ms*2^(value-8) otherwise 0: hw_settle_delay_15us 1: hw_settle_delay_100us 2: hw_settle_delay_200us 3: hw_settle_delay_300us 4: hw_settle_delay_400us 5: hw_settle_delay_500us 6: hw_settle_delay_600us 7: hw_settle_delay_700us 8: hw_settle_delay_1ms 9: hw_settle_delay_2ms 10: hw_settle_delay_4ms 11: hw_settle_delay_8ms 12: hw_settle_delay_16ms 13: hw_settle_delay_32ms 14: hw_settle_delay_64ms 15: hw_settle_delay_128ms
5 : 4	CAL_SEL	Select calibration method: 0: No_cal 1: ratio_cal 2: abs_cal
6 : 6	CAL_VAL	Select calibration value 0: timer_cal 1: new_cal

ADC_FG5_BTMO_4_BTMO_EN_O | 0x00003567

Type:Read/Write

Reset: 0x00000000

BTM enable PMIC_LOCKEDBYBIT=LOCKBIT_BTMO

Bits	Name	Description
0 : 0	LOW_THR_INT_EN	Enables low threshold for interrupt 0: LOW_THR_INT_DISABLED 1: LOW_THR_INT_ENABLED
1 : 1	HIGH_THR_INT_EN	Enables high threshold for interrupt 0: HIGH_THR_INT_DISABLED 1: HIGH_THR_INT_ENABLED
7 : 7	MEAS_EN	Enables measurement in auto-sequence. Writing a '0' to this field will abort the ongoing conversion if there is any 0: MEAS_DISABLE 1: MEAS_ENABLE

ADC_FG5_BTMM4_BTMMADC_CH_SEL_CTL1 | 0x00003568

Type:Read/Write

Reset: 0x00000000

ADC Channel selection PMIC_STATIC, PMIC_LOCKEDBYBIT=LOCKBIT_BTMM1

Bits	Name	Description
7 : 0	ADC_CH_SEL	ADC Channel selection, please refer to chip TDOS or sharepoint (go/adc_ch_sel) for more information

ADC_FG5_BTMM4_BTMMLOW_THR0_1 | 0x00003569

Type:Read/Write

Reset: 0x00000001

Low Threshold Byte 0 PMIC_LOCKEDBYBIT=LOCKBIT_BTMM1

Bits	Name	Description
7 : 0	LOW_THR_7_0	Low byte of low threshold detector. BTMMLOW_THR[15:0]={BTMMLOW_THR1[7:0],BTMMLOW_THR0[7:0]} forms a 16-bit 2's complement number. The actual voltage it represents is BTMMLOW_THR[15:0]/115600*7.5 Volts if DIG_BOOST_EN=1, otherwise, BTMMLOW_THR[15:0]/65536*7.5 Volts. A write to this register must be followed by a BTMMLOW_THR1 write.

ADC_FG5_BTMM4_BTMMLOW_THR1_1 | 0x0000356A

Type:Read/Write

Reset: 0x00000080

Low Threshold Byte 1 PMIC_LOCKEDBYBIT=LOCKBIT_BTMT1

Bits	Name	Description
7 : 0	LOW_THR_15_8	High byte of low threshold detector. BTM_LOW_THR[15:0]={BTM_LOW_THR1[7:0],BTM_LOW_THR0[7:0]} forms a 16-bit 2's complement number. The actual voltage it represents is BTM_LOW_THR[15:0]/115600*7.5 Volts if DIG_BOOST_EN=1, otherwise, BTM_LOW_THR[15:0]/65536*7.5 Volts. A write to this register must be preceded by a BTM_LOW_THR0 write.

ADC_FG5_BTMT_4_BTMT_HIGH_THR0_1 | 0x0000356B

Type:Read/Write

Reset: 0x000000FF

High Threshold Byte 0 PMIC_LOCKEDBYBIT=LOCKBIT_BTMT1

Bits	Name	Description
7 : 0	HIGH_THR_7_0	Low byte of high threshold detector. BTM_HIGH_THR[15:0]={BTM_HIGH_THR1[7:0],BTM_HIGH_THR0[7:0]} forms a 16-bit 2's complement number. The actual voltage it represents is BTM_HIGH_THR[15:0]/115600*7.5 Volts if DIG_BOOST_EN=1, otherwise, BTM_HIGH_THR[15:0]/65536*7.5 Volts. A write to this register must be followed by a BTM_HIGH_THR1 write.

ADC_FG5_BTMT_4_BTMT_HIGH_THR1_1 | 0x0000356C

Type:Read/Write

Reset: 0x0000007F

High Threshold Byte 1 PMIC_LOCKEDBYBIT=LOCKBIT_BTMT1

Bits	Name	Description
7 : 0	HIGH_THR_15_8	High byte of high threshold detector. BTM_HIGH_THR[15:0]={BTM_HIGH_THR1[7:0],BTM_HIGH_THR0[7:0]} forms a 16-bit 2's complement number. The actual voltage it represents is BTM_HIGH_THR[15:0]/115600*7.5 Volts if DIG_BOOST_EN=1, otherwise, BTM_HIGH_THR[15:0]/65536*7.5 Volts. A write to this register must be preceded by a BTM_HIGH_THR0 write.

ADC_FG5_BT_M4_BT_M_MEAS_INTERVAL_CTL_1 | 0x0000356D

Type:Read/Write

Reset: 0x00000000

Interval mode select PMIC_LOCKEDBYBIT=LOCKBIT_BT_M1

Bits	Name	Description
1 : 0	MEAS_INTERVAL_TIME	Select which interval timer to use 0: USING_TIMER1 1: USING_TIMER2 2: USING_TIMER3

ADC_FG5_BT_M4_BT_M_CTL_1 | 0x0000356E

Type:Read/Write

Reset: 0x00000000

BT_M control PMIC_STATIC, PMIC_LOCKEDBYBIT=LOCKBIT_BT_M1

Bits	Name	Description
3 : 0	HW_SETTLE_DELAY	Time between AMUX getting configured and the ADC starting conversion. Delay = 15us for value 0, 100us*(value) for 0<value<8, and 1ms*2^(value-8) otherwise 0: hw_settle_delay_15us 1: hw_settle_delay_100us 2: hw_settle_delay_200us 3: hw_settle_delay_300us 4: hw_settle_delay_400us 5: hw_settle_delay_500us 6: hw_settle_delay_600us 7: hw_settle_delay_700us 8: hw_settle_delay_1ms 9: hw_settle_delay_2ms 10: hw_settle_delay_4ms 11: hw_settle_delay_8ms 12: hw_settle_delay_16ms 13: hw_settle_delay_32ms 14: hw_settle_delay_64ms 15: hw_settle_delay_128ms
5 : 4	CAL_SEL	Select calibration method: 0: No_cal 1: ratio_cal 2: abs_cal
6 : 6	CAL_VAL	Select calibration value 0: timer_cal 1: new_cal

ADC_FG5_BTMM4_BTMMEN1 | 0x0000356F

Type:Read/Write

Reset: 0x00000000

BTM enable PMIC_LOCKEDBYBIT=LOCKBIT_BTMM1

Bits	Name	Description
0 : 0	LOW_THR_INT_EN	Enables low threshold for interrupt 0: LOW_THR_INT_DISABLED 1: LOW_THR_INT_ENABLED
1 : 1	HIGH_THR_INT_EN	Enables high threshold for interrupt 0: HIGH_THR_INT_DISABLED 1: HIGH_THR_INT_ENABLED

Bits	Name	Description
7 : 7	MEAS_EN	Enables measurement in auto-sequence. Writing a '0' to this field will abort the ongoing conversion if there is any 0: MEAS_DISABLE 1: MEAS_ENABLE

ADC_FG5_BT_M_4_BT_M2P_ADC_CH_SEL_CTL_0 | 0x00003570

Type:Read/Write

Reset: 0x00000000

ADC Channel selection PMIC_STATIC

Bits	Name	Description
7 : 0	ADC_CH_SEL	ADC Channel selection, please refer to chip TDOS or sharepoint (go/adc_ch_sel) for more information

ADC_FG5_BT_M_4_BT_M2P_LOW_THR0_0 | 0x00003571

Type:Read/Write

Reset: 0x00000001

Low Threshold Byte 0

Bits	Name	Description
7 : 0	LOW_THR_7_0	Low byte of low threshold detector. BTM_LOW_THR[15:0]={BTM_LOW_THR1[7:0],BTM_LOW_THR0[7:0]} forms a 16-bit 2's complement number. The actual voltage it represents is BTM_LOW_THR[15:0]/115600*7.5 Volts if DIG_BOOST_EN=1, otherwise, BTM_LOW_THR[15:0]/65536*7.5 Volts. A write to this register must be followed by a BTM_LOW_THR1 write.

ADC_FG5_BT_M_4_BT_M2P_LOW_THR1_0 | 0x00003572

Type:Read/Write

Reset: 0x00000080

Low Threshold Byte 1

Bits	Name	Description
7 : 0	LOW_THR_15_8	High byte of low threshold detector. BTM_LOW_THR[15:0]={BTM_LOW_THR1[7:0],BTM_LOW_THR0[7:0]} forms a 16-bit 2's complement number. The actual voltage it represents is BTM_LOW_THR[15:0]/115600*7.5 Volts if DIG_BOOST_EN=1, otherwise, BTM_LOW_THR[15:0]/65536*7.5 Volts. A write to this register must be preceded by a BTM_LOW_THR0 write.

ADC_FG5_BT_M_4_BT_M2P_HIGH_THR0_0 | 0x00003573

Type:Read/Write

Reset: 0x000000FF

High Threshold Byte 0

Bits	Name	Description
7 : 0	HIGH_THR_7_0	Low byte of high threshold detector. BTM_HIGH_THR[15:0]={BTM_HIGH_THR1[7:0],BTM_HIGH_THR0[7:0]} forms a 16-bit 2's complement number. The actual voltage it represents is BTM_HIGH_THR[15:0]/115600*7.5 Volts if DIG_BOOST_EN=1, otherwise, BTM_HIGH_THR[15:0]/65536*7.5 Volts. A write to this register must be followed by a BTM_HIGH_THR1 write.

ADC_FG5_BT_M_4_BT_M2P_HIGH_THR1_0 | 0x00003574

Type:Read/Write

Reset: 0x0000007F

High Threshold Byte 1

Bits	Name	Description
7 : 0	HIGH_THR_15_8	High byte of high threshold detector. BTM_HIGH_THR[15:0]={BTM_HIGH_THR1[7:0],BTM_HIGH_THR0[7:0]} forms a 16-bit 2's complement number. The actual voltage it represents is BTM_HIGH_THR[15:0]/115600*7.5 Volts if DIG_BOOST_EN=1, otherwise, BTM_HIGH_THR[15:0]/65536*7.5 Volts. A write to this register must be preceded by a BTM_HIGH_THR0 write.

ADC_FG5_BT_M_4_BT_M2P_MEAS_INTERVAL_CTL_0 | 0x00003575

Type:Read/Write

Reset: 0x00000000

Interval mode select

Bits	Name	Description
1 : 0	MEAS_INTERVAL_TIME	Select which interval timer to use 0: USING_TIMER1 1: USING_TIMER2 2: USING_TIMER3

ADC_FG5_BTМ_4_BTМ2P_CTL_0 | 0x00003576

Type:Read/Write

Reset: 0x00000000

BTM control PMIC_STATIC

Bits	Name	Description
3 : 0	HW_SETTLE_DELAY	Time between AMUX getting configured and the ADC starting conversion. Delay = 15us for value 0, 100us*(value) for 0<value<8, and 1ms*2^(value-8) otherwise 0: hw_settle_delay_15us 1: hw_settle_delay_100us 2: hw_settle_delay_200us 3: hw_settle_delay_300us 4: hw_settle_delay_400us 5: hw_settle_delay_500us 6: hw_settle_delay_600us 7: hw_settle_delay_700us 8: hw_settle_delay_1ms 9: hw_settle_delay_2ms 10: hw_settle_delay_4ms 11: hw_settle_delay_8ms 12: hw_settle_delay_16ms 13: hw_settle_delay_32ms 14: hw_settle_delay_64ms 15: hw_settle_delay_128ms
5 : 4	CAL_SEL	Select calibration method: 0: No_cal 1: ratio_cal 2: abs_cal

Bits	Name	Description
6 : 6	CAL_VAL	Select calibration value 0: timer_cal 1: new_cal

ADC_FG5_BTMM2P_EN_0 | 0x00003577

Type:Read/Write

Reset: 0x00000000

BTM enable

Bits	Name	Description
0 : 0	LOW_THR_INT_EN	Enables low threshold for interrupt 0: LOW_THR_INT_DISABLED 1: LOW_THR_INT_ENABLED
1 : 1	HIGH_THR_INT_EN	Enables high threshold for interrupt 0: HIGH_THR_INT_DISABLED 1: HIGH_THR_INT_ENABLED
7 : 7	MEAS_EN	Enables measurement in auto-sequence. Writing a '0' to this field will abort the ongoing conversion if there is any 0: MEAS_DISABLE 1: MEAS_ENABLE

ADC_FG5_BTMM2P_ADC_CH_SEL_CTL_1 | 0x00003578

Type:Read/Write

Reset: 0x00000000

ADC Channel selection PMIC_STATIC

Bits	Name	Description
7 : 0	ADC_CH_SEL	ADC Channel selection, please refer to chip TDOS or sharepoint (go/adch_sel) for more information

ADC_FG5_BTMM2P_LOW_THR0_1 | 0x00003579

Type:Read/Write

Reset: 0x00000001

Low Threshold Byte 0

Bits	Name	Description
7 : 0	LOW_THR_7_0	Low byte of low threshold detector. BTM_LOW_THR[15:0]={BTM_LOW_THR1[7:0],BTM_LOW_THR0[7:0]} forms a 16-bit 2's complement number. The actual voltage it represents is BTM_LOW_THR[15:0]/115600*7.5 Volts if DIG_BOOST_EN=1, otherwise, BTM_LOW_THR[15:0]/65536*7.5 Volts. A write to this register must be followed by a BTM_LOW_THR1 write.

ADC_FG5_BTMM2P_LOW_THR1_1 | 0x0000357A

Type:Read/Write

Reset: 0x00000080

Low Threshold Byte 1

Bits	Name	Description
7 : 0	LOW_THR_15_8	High byte of low threshold detector. BTM_LOW_THR[15:0]={BTM_LOW_THR1[7:0],BTM_LOW_THR0[7:0]} forms a 16-bit 2's complement number. The actual voltage it represents is BTM_LOW_THR[15:0]/115600*7.5 Volts if DIG_BOOST_EN=1, otherwise, BTM_LOW_THR[15:0]/65536*7.5 Volts. A write to this register must be preceded by a BTM_LOW_THR0 write.

ADC_FG5_BTMM2P_HIGH_THR0_1 | 0x0000357B

Type:Read/Write

Reset: 0x000000FF

High Threshold Byte 0

Bits	Name	Description
7 : 0	HIGH_THR_7_0	Low byte of high threshold detector. BTM_HIGH_THR[15:0]={BTM_HIGH_THR1[7:0],BTM_HIGH_THR0[7:0]} forms a 16-bit 2's complement number. The actual voltage it represents is BTM_HIGH_THR[15:0]/115600*7.5 Volts if DIG_BOOST_EN=1, otherwise, BTM_HIGH_THR[15:0]/65536*7.5 Volts. A write to this register must be followed by a BTM_HIGH_THR1 write.

ADC_FG5_BTМ_4_BTМ2P_HIGH_THR1_1 | 0x0000357C**Type:**Read/Write**Reset:** 0x0000007F

High Threshold Byte 1

Bits	Name	Description
7 : 0	HIGH_THR_15_8	High byte of high threshold detector. BTМ_HIGH_THR[15:0]={BTМ_HIGH_THR1[7:0],BTМ_HIGH_THR0[7:0]} forms a 16-bit 2's complement number. The actual voltage it represents is BTМ_HIGH_THR[15:0]/115600*7.5 Volts if DIG_BOOST_EN=1, otherwise, BTМ_HIGH_THR[15:0]/65536*7.5 Volts. A write to this register must be preceded by a BTМ_HIGH_THR0 write.

ADC_FG5_BTМ_4_BTМ2P_MEAS_INTERVAL_CTL_1 | 0x0000357D**Type:**Read/Write**Reset:** 0x00000000

Interval mode select

Bits	Name	Description
1 : 0	MEAS_INTERVAL_TIME	Select which interval timer to use 0: USING_TIMER1 1: USING_TIMER2 2: USING_TIMER3

ADC_FG5_BTМ_4_BTМ2P_CTL_1 | 0x0000357E**Type:**Read/Write**Reset:** 0x00000000

BTМ control PMIC_STATIC

Bits	Name	Description
3 : 0	HW_SETTLE_DELAY	Time between AMUX getting configured and the ADC starting conversion. Delay = 15us for value 0, 100us*(value) for 0<value<8, and 1ms*2^(value-8) otherwise 0: hw_settle_delay_15us 1: hw_settle_delay_100us 2: hw_settle_delay_200us 3: hw_settle_delay_300us 4: hw_settle_delay_400us 5: hw_settle_delay_500us 6: hw_settle_delay_600us 7: hw_settle_delay_700us 8: hw_settle_delay_1ms 9: hw_settle_delay_2ms 10: hw_settle_delay_4ms 11: hw_settle_delay_8ms 12: hw_settle_delay_16ms 13: hw_settle_delay_32ms 14: hw_settle_delay_64ms 15: hw_settle_delay_128ms
5 : 4	CAL_SEL	Select calibration method: 0: No_cal 1: ratio_cal 2: abs_cal
6 : 6	CAL_VAL	Select calibration value 0: timer_cal 1: new_cal

ADC_FG5_BTM_4_BTM2P_EN_1 | 0x0000357F

Type:Read/Write

Reset: 0x00000000

BTM enable

Bits	Name	Description
0 : 0	LOW_THR_INT_EN	Enables low threshold for interrupt 0: LOW_THR_INT_DISABLED 1: LOW_THR_INT_ENABLED
1 : 1	HIGH_THR_INT_EN	Enables high threshold for interrupt 0: HIGH_THR_INT_DISABLED 1: HIGH_THR_INT_ENABLED

Bits	Name	Description
7 : 7	MEAS_EN	Enables measurement in auto-sequence. Writing a '0' to this field will abort the ongoing conversion if there is any 0: MEAS_DISABLE 1: MEAS_ENABLE

ADC_FG5_BTMM4_BTMDAT0_0 | 0x000035A0

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	Low byte of ADC output for V-only, I-only, or VBAT of a V/I(synchronous or interleaved) conversions. BTM_DATA[15:0]={BTM_DATA1[7:0],BTM_DATA0[7:0]} forms a 16-bit 2's complement number. 1. For a V-only or VBAT of a V/I conversion, The actual voltage it represents is BTM_DATA[15:0]/115600*7.5 Volts if DIG_BOOST_EN=1, otherwise, BTM_DATA[15:0]/65536*7.5 Volts. 2. For a I-only conversion, The actual current it represents is BTM_DATA[15:0]/32767*10 Amps if SUBTYPE is between 0x28 and 0x2F, or BTM_DATA[15:0]/32767*5 Amps if SUBTYPE is between 0x38 and 0x3F.

ADC_FG5_BTMM4_BTMDAT1_0 | 0x000035A1

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_15_8	High byte of ADC output for V-only, I-only, or VBAT of a V/I(synchronous or interleaved) conversions. BTM_DATA[15:0]={BTM_DATA1[7:0],BTM_DATA0[7:0]} forms a 16-bit 2's complement number. 1. For a V-only or VBAT of a V/I conversion, The actual voltage it represents is BTM_DATA[15:0]/115600*7.5 Volts if DIG_BOOST_EN=1, otherwise, BTM_DATA[15:0]/65536*7.5 Volts. 2. For a I-only conversion, The actual current it represents is BTM_DATA[15:0]/32767*10 Amps if SUBTYPE is between 0x28 and 0x2F, or BTM_DATA[15:0]/32767*5 Amps if SUBTYPE is between 0x38 and 0x3F.

ADC_FG5_BTМ_4_BTМ_DATA0_1 | 0x000035A2

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	Low byte of ADC output for V-only, I-only, or VBAT of a V/I(synchronous or interleaved) conversions. BTM_DATA[15:0]={BTM_DATA1[7:0],BTM_DATA0[7:0]} forms a 16-bit 2's complement number. 1. For a V-only or VBAT of a V/I conversion, The actual voltage it represents is BTM_DATA[15:0]/115600*7.5 Volts if DIG_BOOST_EN=1, otherwise, BTM_DATA[15:0]/65536*7.5 Volts. 2. For a I-only conversion, The actual current it represents is BTM_DATA[15:0]/32767*10 Amps if SUBTYPE is between 0x28 and 0x2F, or BTM_DATA[15:0]/32767*5 Amps if SUBTYPE is between 0x38 and 0x3F.

ADC_FG5_BTМ_4_BTМ_DATA1_1 | 0x000035A3

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_15_8	High byte of ADC output for V-only, I-only, or VBAT of a V/I(synchronous or interleaved) conversions. BTM_DATA[15:0]={BTM_DATA1[7:0],BTM_DATA0[7:0]} forms a 16-bit 2's complement number. 1. For a V-only or VBAT of a V/I conversion, The actual voltage it represents is BTM_DATA[15:0]/115600*7.5 Volts if DIG_BOOST_EN=1, otherwise, BTM_DATA[15:0]/65536*7.5 Volts. 2. For a I-only conversion, The actual current it represents is BTM_DATA[15:0]/32767*10 Amps if SUBTYPE is between 0x28 and 0x2F, or BTM_DATA[15:0]/32767*5 Amps if SUBTYPE is between 0x38 and 0x3F.

ADC_FG5_BTMM4_BTMM2P_DATA0_0 | 0x000035A4

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	Low byte of ADC output for V-only, I-only, or VBAT of a V/I(synchronous or interleaved) conversions. BTM_DATA[15:0]={BTM_DATA1[7:0],BTM_DATA0[7:0]} forms a 16-bit 2's complement number. 1. For a V-only or VBAT of a V/I conversion, The actual voltage it represents is BTM_DATA[15:0]/115600*7.5 Volts if DIG_BOOST_EN=1, otherwise, BTM_DATA[15:0]/65536*7.5 Volts. 2. For a I-only conversion, The actual current it represents is BTM_DATA[15:0]/32767*10 Amps if SUBTYPE is between 0x28 and 0x2F, or BTM_DATA[15:0]/32767*5 Amps if SUBTYPE is between 0x38 and 0x3F.

ADC_FG5_BTMM4_BTMM2P_DATA1_0 | 0x000035A5

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_15_8	High byte of ADC output for V-only, I-only, or VBAT of a V/I(synchronous or interleaved) conversions. BTM_DATA[15:0]={BTM_DATA1[7:0],BTM_DATA0[7:0]} forms a 16-bit 2's complement number. 1. For a V-only or VBAT of a V/I conversion, The actual voltage it represents is BTM_DATA[15:0]/115600*7.5 Volts if DIG_BOOST_EN=1, otherwise, BTM_DATA[15:0]/65536*7.5 Volts. 2. For a I-only conversion, The actual current it represents is BTM_DATA[15:0]/32767*10 Amps if SUBTYPE is between 0x28 and 0x2F, or BTM_DATA[15:0]/32767*5 Amps if SUBTYPE is between 0x38 and 0x3F.

ADC_FG5_BTMM4_BTMM2P_DATA0_1 | 0x000035A6

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	Low byte of ADC output for V-only, I-only, or VBAT of a V/I(synchronous or interleaved) conversions. BTM_DATA[15:0]={BTM_DATA1[7:0],BTM_DATA0[7:0]} forms a 16-bit 2's complement number. 1. For a V-only or VBAT of a V/I conversion, The actual voltage it represents is BTM_DATA[15:0]/115600*7.5 Volts if DIG_BOOST_EN=1, otherwise, BTM_DATA[15:0]/65536*7.5 Volts. 2. For a I-only conversion, The actual current it represents is BTM_DATA[15:0]/32767*10 Amps if SUBTYPE is between 0x28 and 0x2F, or BTM_DATA[15:0]/32767*5 Amps if SUBTYPE is between 0x38 and 0x3F.

ADC_FG5_BTMM4_BTMM2P_DATA1_1 | 0x000035A7

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_15_8	High byte of ADC output for V-only, I-only, or VBAT of a V/I(synchronous or interleaved) conversions. BTM_DATA[15:0]={BTM_DATA1[7:0],BTM_DATA0[7:0]} forms a 16-bit 2's complement number. 1. For a V-only or VBAT of a V/I conversion, The actual voltage it represents is BTM_DATA[15:0]/115600*7.5 Volts if DIG_BOOST_EN=1, otherwise, BTM_DATA[15:0]/65536*7.5 Volts. 2. For a I-only conversion, The actual current it represents is BTM_DATA[15:0]/32767*10 Amps if SUBTYPE is between 0x28 and 0x2F, or BTM_DATA[15:0]/32767*5 Amps if SUBTYPE is between 0x38 and 0x3F.

Module Name: ADC_FG3_PBS

Base Address: 0x00003600

Register Quick Reference:

Register	Offset	Type
ADC_FG3_PBS_REVISION1	0x00003600	Read
ADC_FG3_PBS_REVISION2	0x00003601	Read
ADC_FG3_PBS_REVISION3	0x00003602	Read
ADC_FG3_PBS_REVISION4	0x00003603	Read
ADC_FG3_PBS_PERPH_TYPE	0x00003604	Read
ADC_FG3_PBS_PERPH_SUBTYPE	0x00003605	Read
ADC_FG3_PBS_STATUS1	0x00003608	Read
ADC_FG3_PBS_STATUS2	0x00003609	Read
ADC_FG3_PBS_IBAT_MEAS	0x0000360F	Read
ADC_FG3_PBS_INT_RT_STS	0x00003610	Read
ADC_FG3_PBS_INT_SET_TYPE	0x00003611	Read/Write
ADC_FG3_PBS_INT_POLARITY_HIGH	0x00003612	Read/Write
ADC_FG3_PBS_INT_POLARITY_LOW	0x00003613	Read/Write
ADC_FG3_PBS_INT_LATCHED_CLR	0x00003614	Write
ADC_FG3_PBS_INT_EN_SET	0x00003615	Read/Write
ADC_FG3_PBS_INT_EN_CLR	0x00003616	Read/Write
ADC_FG3_PBS_INT_LATCHED_STS	0x00003618	Read
ADC_FG3_PBS_INT_PENDING_STS	0x00003619	Read
ADC_FG3_PBS_INT_MID_SEL	0x0000361A	Read/Write
ADC_FG3_PBS_INT_PRIORITY	0x0000361B	Read/Write
ADC_FG3_PBS_ADC_DIG_PARAM	0x00003642	Read/Write

Register	Offset	Type
ADC_FG3_PBS_FAST_AVG_CTL	0x00003643	Read/Write
ADC_FG3_PBS_ADC_CH_SEL_CTL	0x00003644	Read/Write
ADC_FG3_PBS_DELAY_CTL	0x00003645	Read/Write
ADC_FG3_PBS_EN_CTL1	0x00003646	Read/Write
ADC_FG3_PBS_CONV_REQ	0x00003647	Write
ADC_FG3_PBS_DATA0	0x00003650	Read
ADC_FG3_PBS_DATA1	0x00003651	Read
ADC_FG3_PBS_IBAT_DATA0	0x00003652	Read
ADC_FG3_PBS_IBAT_DATA1	0x00003653	Read

ADC_FG3_PBS_REVISION1 | 0x00003600

Type:Read

Reset: 0x00000004

HW Version Register [7:0] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MINOR	This number is incremented for digital change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

ADC_FG3_PBS_REVISION2 | 0x00003601

Type:Read

Reset: 0x00000005

HW Version Register [15:8] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MAJOR	This number is incremented when changes are made to the digital HW that are not backwards compatible with existing software.

Type:Read**Reset:** 0x00000000

HW Version Register [23:16]

Bits	Name	Description
7 : 0	ANA_MINOR	This number is incremented for analog change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

ADC_FG3_PBS_REVISION4 | 0x00003603**Type:**Read**Reset:** 0x00000000

HW Version Register [31:24]

Bits	Name	Description
7 : 0	ANA_MAJOR	This number is incremented when changes are made to the analog HW that are not backwards compatible with existing software.

ADC_FG3_PBS_PERPH_TYPE | 0x00003604**Type:**Read**Reset:** 0x00000008

Peripheral Type PMIC_CONSTANT

Bits	Name	Description
7 : 0	TYPE	ADC

ADC_FG3_PBS_PERPH_SUBTYPE | 0x00003605**Type:**Read

Reset: 0x0000002A

Peripheral SubType

Bits	Name	Description
7 : 0	SUBTYPE	ADC sub type

ADC_FG3_PBS_STATUS1 | 0x00003608

Type:Read

Reset: 0x00000000

Status Registers

Bits	Name	Description
0 : 0	EOC	End of conversion status flag. Bit is de-asserted when arbiter is servicing a conversion request and asserted when conversion is completed. 0: CONV_NOT_COMPLETE 1: CONV_COMPLETE
1 : 1	REQ_STS	REQ_STS mirrors the REQ bit. When REQ is asserted the arbiter stores a descriptor in the conversion request queue. Bit is cleared when ADC conversion is completed. 0: REQ_NOT_IN_PROGRESS 1: REQ_IN_PROGRESS

ADC_FG3_PBS_STATUS2 | 0x00003609

Type:Read

Reset: 0x00000000

Status Registers

Bits	Name	Description
7 : 5	CONV_SEQ_STATE	Conversion request FSM states. 0: IDLE_REQ 1: WAIT_HOLDOFF_RST 2: WAIT_HOLDOFF 3: RST_CH_ARB 4: GET_NEXT_CH 5: WAIT_ADC_EOC 6: WAIT_ADC_EOC2 7: GEN_IRQ

ADC_FG3_PBS_IBAT_MEAS | 0x0000360F

Type:Read

Reset: 0x00000001

Read-Only register to indicate whether the battery current measurement is supported

Bits	Name	Description
0 : 0	SUPPORTED	0 - battery current measurement is NOT supported; 1 - battery current measurement IS supported 0: IBAT_MEAS_UNSUPPORTED 1: IBAT_MEAS_SUPPORTED

ADC_FG3_PBS_INT_RT_STS | 0x00003610

Type:Read

Reset: 0x00000000

Interrupt Real Time Status Bits

Bits	Name	Description
0 : 0	EOC_INT_RT_STS	Secure process end of conversion interrupt. Active high signal two tcxo_clk cycles wide. 0: CONV_COMPLETE_INT_FALSE 1: CONV_COMPLETE_INT_TRUE

ADC_FG3_PBS_INT_SET_TYPE | 0x00003611

Type:Read/Write

Reset: 0x00000000

0 = use level trigger interrupts, 1 = use edge trigger interrupts

Bits	Name	Description
0 : 0	EOC_SET_INT_TYPE	EOC interrupt set type 0: EOC_LEVEL 1: EOC_EDGE

ADC_FG3_PBS_INT_POLARITY_HIGH | 0x00003612

Type:Read/Write

Reset: 0x00000000

1= Interrupt will trigger on a level high (rising edge) event, 0 = level high triggering is disabled

Bits	Name	Description
0 : 0	EOC_INT_HIGH	EOC interrupt high polarity enabled 0: EOC_INT_POL_HIGH_DISABLED 1: EOC_INT_POL_HIGH_ENABLED

ADC_FG3_PBS_INT_POLARITY_LOW | 0x00003613

Type:Read/Write

Reset: 0x00000000

1' = Interrupt will trigger on a level low (falling edge) event, '0' = level low triggering is disabled

Bits	Name	Description
0 : 0	EOC_INT_LOW	EOC interrupt low polarity enabled 0: EOC_INT_POL_LOW_DISABLED 1: EOC_INT_POL_LOW_ENABLED

ADC_FG3_PBS_INT_LATCHED_CLR | 0x00003614

Type:Write

Reset: 0x00000000

Writing a '1' to a bit in this register will rearm the interrupt when an interrupt is pending. It clears the internal sticky and sent bits

Bits	Name	Description
0 : 0	EOC_INT_LATCHED_CLR	EOC interrupt latched clear

ADC_FG3_PBS_INT_EN_SET | 0x00003615

Type:Read/Write

Reset: 0x00000000

Writing '0' to a bit in this register has no effect. Writing a '1' to a bit in this register will enable the corresponding interrupt. Reading this register will readback enable status PMIC_SET_MASK

Bits	Name	Description
0 : 0	EOC_INT_EN_SET	EOC interrupt enable set 0: EOC_INT_DISABLED 1: EOC_INT_ENBLED

ADC_FG3_PBS_INT_EN_CLR | 0x00003616

Type:Read/Write

Reset: 0x00000000

Writing a '0' to a bit in this register has no effect. Writing a '1' to a bit in this register will disable the corresponding interrupt. Reading this register will readback enable status PMIC_CLR_MASK=INT_EN_SET

Bits	Name	Description
0 : 0	EOC_INT_EN_CLR	EOC interrupt enable clear 0: EOC_INT_DISABLED 1: EOC_INT_ENBLED

ADC_FG3_PBS_INT_LATCHED_STS | 0x00003618

Type:Read

Reset: 0x00000000

Debug: Latched (Sticky) Interrupt. '1' indicates that the interrutp has triggered. Once the latched bit is

Confidential - Qualcomm Technologies, Inc. and/or its affiliated companies - May Contain Trade Secrets

MAY CONTAIN U.S. AND INTERNATIONAL EXPORT CONTROLLED INFORMATION

set it can only be cleared by writing the clear bit.

Bits	Name	Description
0 : 0	EOC_INT_LATCHED_STS	EOC interrupt latched 0: EOC_INT_LATCHED_FALSE 1: EOC_INT_LATCHED_TRUE

ADC_FG3_PBS_INT_PENDING_STS | 0x00003619

Type:Read

Reset: 0x00000000

Debug: Pending is set if interrupt has been sent but not cleared.

Bits	Name	Description
0 : 0	EOC_INT_PENDING_STS	EOC interrupt pending 0: EOC_INT_PENDING_FALSE 1: EOC_INT_PENDING_TRUE

ADC_FG3_PBS_INT_MID_SEL | 0x0000361A

Type:Read/Write

Reset: 0x00000000

Selects the MID that will receive the interrupt

Bits	Name	Description
1 : 0	INT_MID_SEL	Selects the MID that will receive the interrupt

ADC_FG3_PBS_INT_PRIORITY | 0x0000361B

Type:Read/Write

Reset: 0x00000000

Selects the SPMI interrupt priority

Bits	Name	Description
0 : 0	INT_PRIORITY	Selects the SPMI interrupt priority 0: SR 1: A

ADC_FG3_PBS_ADC_DIG_PARAM | 0x00003642

Type:Read/Write

Reset: 0x00000018

PMIC_STATIC

Bits	Name	Description
3 : 2	DEC_RATIO_SEL	Select the conversion decimation ratio: * DEC_RATIO_SEL = 0 ==> STEP1 = 170, STEP2 = 80 , Decimation Ratio = STEP1+STEP2 = 250 * DEC_RATIO_SEL = 1 ==> STEP1 = 340, STEP2 = 80 , Decimation Ratio = STEP1+STEP2 = 420 * DEC_RATIO_SEL = 2 ==> STEP1 = 680, STEP2 = 160, Decimation Ratio = STEP1+STEP2 = 840 The above table reflects the default ADC_CMN setting (CONV_MODE = 0 and DIG_BOOST_EN = 1). Please refer to the DIG_BOOST_EN field description in ADC_CMN peripheral if a non-default settings are used for CONV_MODE and DIG_BOOST_EN. 0: DEC_RATIO_SHORT 1: DEC_RATIO_MEDIUM 2: DEC_RATIO_LONG
5 : 4	CAL_SEL	Select calibration method 0: No_cal 1: ratio_cal 2: abs_cal
6 : 6	CAL_VAL	Select calibration values 0: timer_cal 1: new_cal

ADC_FG3_PBS_FAST_AVG_CTL | 0x00003643

Type:Read/Write

Reset: 0x00000080

Fast Average Enable PMIC_STATIC

Bits	Name	Description
2 : 0	FAST_AVG_SAMPLES	Select number of samples for use in fast average mode (i.e. $2^{(\text{value})}$). 0: AVG_1_SAMPLE 1: AVG_2_SAMPLES 2: AVG_4_SAMPLES 3: AVG_8_SAMPLES 4: AVG_16_SAMPLES
7 : 7	FAST_AVG_EN	Enabling will select low latency for multiple averaged conversions by overlapping window samples. When this is disabled, averaged samples are run back-to-back without overlapping. 0: FAST_AVG_DISABLED 1: FAST_AVG_ENABLED

ADC_FG3_PBS_ADC_CH_SEL_CTL | 0x00003644

Type:Read/Write

Reset: 0x00000006

ADC Channel selection PMIC_STATIC

Bits	Name	Description
7 : 0	ADC_CH_SEL	ADC Channel selection, please refer to chip TDOS or sharepoint (go/adc_ch_sel) for more information

ADC_FG3_PBS_DELAY_CTL | 0x00003645

Type:Read/Write

Reset: 0x00000000

Settle Delay PMIC_STATIC

Bits	Name	Description
3 : 0	HW_SETTLE_DELAY	Time between AMUX getting configured and the ADC starting conversion. Delay = 15us for value 0, 100us*(value) for 0<value<8, and 1ms*2^(value-8) otherwise 0: hw_settle_delay_15us 1: hw_settle_delay_100us 2: hw_settle_delay_200us 3: hw_settle_delay_300us 4: hw_settle_delay_400us 5: hw_settle_delay_500us 6: hw_settle_delay_600us 7: hw_settle_delay_700us 8: hw_settle_delay_1ms 9: hw_settle_delay_2ms 10: hw_settle_delay_4ms 11: hw_settle_delay_8ms 12: hw_settle_delay_16ms 13: hw_settle_delay_32ms 14: hw_settle_delay_64ms 15: hw_settle_delay_128ms

ADC_FG3_PBS_EN_CTL1 | 0x00003646

Type:Read/Write

Reset: 0x00000000

Enables ADC module.

Bits	Name	Description
7 : 7	ADC_EN	Enables ADC module. Writing a '0' to this field will abort the ongoing conversion if there is any 0: ADC_DISABLED 1: ADC_ENABLED

ADC_FG3_PBS_CONV_REQ | 0x00003647

Type:Write

Reset: 0x00000000

Conversion Request

Bits	Name	Description
7 : 7	REQ	Conversion request strobe. Note, logic only allows writes of 0x1 to this field. 0x0 writes to this field are ignored. 0: NO_OPERATION 1: START_CONV_REQ

ADC_FG3_PBS_DATA0 | 0x00003650

Type:Read

Reset: 0x00000000

ADC Sample Byte 0

Bits	Name	Description
7 : 0	DATA_7_0	Low byte of ADC output for V-only, I-only, or VBAT of a V/I(synchronous or interleaved) conversions. DATA[15:0]={DATA1[7:0],DATA0[7:0]} forms a 16-bit 2's complement number. 1. For a V-only or VBAT of a V/I conversion, The actual voltage it represents is DATA[15:0]/115600*7.5 Volts if DIG_BOOST_EN=1, otherwise, DATA[15:0]/65536*7.5 Volts. 2. For a I-only conversion, The actual current it represents is DATA[15:0]/32767*10 Amps if SUBTYPE is between 0x28 and 0x2F, or DATA[15:0]/32767*5 Amps if SUBTYPE is between 0x38 and 0x3F.

ADC_FG3_PBS_DATA1 | 0x00003651

Type:Read

Reset: 0x00000000

ADC Sample Byte 1

Bits	Name	Description
7 : 0	DATA_15_8	High byte of ADC output for V-only, I-only, or VBAT of a V/I(synchronous or interleaved) conversions. DATA[15:0]={DATA1[7:0],DATA0[7:0]} forms a 16-bit 2's complement number. 1. For a V-only or VBAT of a V/I conversion, The actual voltage it represents is DATA[15:0]/115600*7.5 Volts if DIG_BOOST_EN=1, otherwise, DATA[15:0]/65536*7.5 Volts. 2. For a I-only conversion, The actual current it represents is DATA[15:0]/32767*10 Amps if SUBTYPE is between 0x28 and 0x2F, or DATA[15:0]/32767*5 Amps if SUBTYPE is between 0x38 and 0x3F.

ADC_FG3_PBS_IBAT_DATA0 | 0x00003652**Type:**Read**Reset:** 0x00000000

Battery-Current ADC Read-Out Byte 0 PMIC_ARRAY, PMIC_SCOPE==(IBAT_MEAS__SUPPORTED_PS==1)

Bits	Name	Description
7 : 0	DATA_7_0	Low byte of IBAT of a V/I(synchronous or interleaved) conversions. IBAT_DATA[15:0]={IBAT_DATA1[7:0],IBAT_DATA0[7:0]} forms a 16-bit 2's complement number. The actual current it represents is DATA[15:0]/32767*10 Amps if SUBTYPE is between 0x28 and 0x2F, or DATA[15:0]/32767*5 Amps if SUBTYPE is between 0x38 and 0x3F.

ADC_FG3_PBS_IBAT_DATA1 | 0x00003653**Type:**Read**Reset:** 0x00000000

Battery-Current ADC Read-Out Byte 1 PMIC_ARRAY, PMIC_SCOPE==(IBAT_MEAS__SUPPORTED_PS==1)

Bits	Name	Description
7 : 0	DATA_15_8	Low byte of IBAT of a V/I(synchronous or interleaved) conversions. IBAT_DATA[15:0]={IBAT_DATA1[7:0],IBAT_DATA0[7:0]} forms a 16-bit 2's complement number. The actual current it represents is DATA[15:0]/32767*10 Amps if SUBTYPE is between 0x28 and 0x2F, or DATA[15:0]/32767*5 Amps if SUBTYPE is between 0x38 and 0x3F.

Module Name: ADC_FG4_CAL**Base Address:** 0x00003700**Register Quick Reference:**

Register	Offset	Type
ADC_FG4_CAL_REVISION1	0x00003700	Read
ADC_FG4_CAL_REVISION2	0x00003701	Read
ADC_FG4_CAL_REVISION3	0x00003702	Read
ADC_FG4_CAL_REVISION4	0x00003703	Read
ADC_FG4_CAL_PERPH_TYPE	0x00003704	Read

Register	Offset	Type
ADC_FG4_CAL_PERPH_SUBTYPE	0x00003705	Read
ADC_FG4_CAL_STATUS2	0x00003709	Read
ADC_FG4_CAL_IBAT_MEAS	0x0000370F	Read
ADC_FG4_CAL_INT_RT_STS	0x00003710	Read
ADC_FG4_CAL_INT_SET_TYPE	0x00003711	Read/Write
ADC_FG4_CAL_INT_POLARITY_HIGH	0x00003712	Read/Write
ADC_FG4_CAL_INT_POLARITY_LOW	0x00003713	Read/Write
ADC_FG4_CAL_INT_LATCHED_CLR	0x00003714	Write
ADC_FG4_CAL_INT_EN_SET	0x00003715	Read/Write
ADC_FG4_CAL_INT_EN_CLR	0x00003716	Read/Write
ADC_FG4_CAL_INT_LATCHED_STS	0x00003718	Read
ADC_FG4_CAL_INT_PENDING_STS	0x00003719	Read
ADC_FG4_CAL_INT_MID_SEL	0x0000371A	Read/Write
ADC_FG4_CAL_INT_PRIORITY	0x0000371B	Read/Write
ADC_FG4_CAL_ADC_DIG_PARAM	0x00003742	Read/Write
ADC_FG4_CAL_FAST_AVG_CTL	0x00003743	Read/Write
ADC_FG4_CAL_DELAY_CTL_1	0x00003744	Read/Write
ADC_FG4_CAL_DELAY_CTL_2	0x00003745	Read/Write
ADC_FG4_CAL_EN_CTL1	0x00003746	Read/Write
ADC_FG4_CAL_CONV_REQ	0x00003747	Write
ADC_FG4_CAL_GND_REF_D0	0x00003750	Read
ADC_FG4_CAL_GND_REF_D1	0x00003751	Read
ADC_FG4_CAL_VREF_VADC_D0	0x00003752	Read
ADC_FG4_CAL_VREF_VADC_D1	0x00003753	Read
ADC_FG4_CAL_REF_1P25_D0	0x00003754	Read
ADC_FG4_CAL_REF_1P25_D1	0x00003755	Read
ADC_FG4_CAL_BATFET_VDS_OFFSET_D0	0x00003756	Read
ADC_FG4_CAL_BATFET_VDS_OFFSET_D1	0x00003757	Read
ADC_FG4_CAL_REPLICA_VDS_OFFSET_D0	0x00003758	Read
ADC_FG4_CAL_REPLICA_VDS_OFFSET_D1	0x00003759	Read
ADC_FG4_CAL_REPLICA_VDS_D0	0x0000375A	Read
ADC_FG4_CAL_REPLICA_VDS_D1	0x0000375B	Read

ADC_FG4_CAL_REVISION1 | 0x00003700**Type:**Read**Reset:** 0x00000004

HW Version Register [7:0] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MINOR	This number is incremented for digital change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

ADC_FG4_CAL_REVISION2 | 0x00003701**Type:**Read**Reset:** 0x00000005

HW Version Register [15:8] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MAJOR	This number is incremented when changes are made to the digital HW that are not backwards compatible with existing software.

ADC_FG4_CAL_REVISION3 | 0x00003702**Type:**Read**Reset:** 0x00000000

HW Version Register [23:16]

Bits	Name	Description
7 : 0	ANA_MINOR	This number is incremented for analog change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

ADC_FG4_CAL_REVISION4 | 0x00003703

Type:Read

Reset: 0x00000000

HW Version Register [31:24]

Bits	Name	Description
7 : 0	ANA_MAJOR	This number is incremented when changes are made to the analog HW that are not backwards compatible with existing software.

ADC_FG4_CAL_PERPH_TYPE | 0x00003704

Type:Read

Reset: 0x00000008

Peripheral Type PMIC_CONSTANT

Bits	Name	Description
7 : 0	TYPE	ADC

ADC_FG4_CAL_PERPH_SUBTYPE | 0x00003705

Type:Read

Reset: 0x0000002B

Peripheral SubType

Bits	Name	Description
7 : 0	SUBTYPE	ADC sub type

ADC_FG4_CAL_STATUS2 | 0x00003709

Type:Read

Reset: 0x00000000

Status Registers

Bits	Name	Description
7 : 5	CONV_SEQ_STATE	Conversion request FSM states. 0: IDLE_REQ 1: WAIT_HOLDOFF_RST 2: WAIT_HOLDOFF 3: RST_CH_ARB 4: GET_NEXT_CH 5: WAIT_ADC_EOC 6: WAIT_ADC_EOC2 7: GEN_IRQ

ADC_FG4_CAL_IBAT_MEAS | 0x0000370F

Type:Read

Reset: 0x00000001

Read-Only register to indicate whether the battery current measurement is supported

Bits	Name	Description
0 : 0	SUPPORTED	0 - battery current measurement is NOT supported; 1 - battery current measurement IS supported 0: IBAT_MEAS_UNSUPPORTED 1: IBAT_MEAS_SUPPORTED

ADC_FG4_CAL_INT_RT_STS | 0x00003710

Type:Read

Reset: 0x00000000

Interrupt Real Time Status Bits

Bits	Name	Description
0 : 0	EOC_INT_RT_STS	Secure process end of conversion interrupt. Active high signal two tcxo_clk cycles wide. 0: CONV_COMPLETE_INT_FALSE 1: CONV_COMPLETE_INT_TRUE

ADC_FG4_CAL_INT_SET_TYPE | 0x00003711**Type:**Read/Write**Reset:** 0x00000000

0 = use level trigger interrupts, 1 = use edge trigger interrupts

Bits	Name	Description
0 : 0	EOC_SET_INT_TYPE	EOC interrupt set type 0: EOC_LEVEL 1: EOC_EDGE

ADC_FG4_CAL_INT_POLARITY_HIGH | 0x00003712**Type:**Read/Write**Reset:** 0x00000000

1= Interrupt will trigger on a level high (rising edge) event, 0 = level high triggering is disabled

Bits	Name	Description
0 : 0	EOC_INT_HIGH	EOC interrupt high polarity enabled 0: EOC_INT_POL_HIGH_DISABLED 1: EOC_INT_POL_HIGH_ENABLED

ADC_FG4_CAL_INT_POLARITY_LOW | 0x00003713**Type:**Read/Write**Reset:** 0x00000000

1' = Interrupt will trigger on a level low (falling edge) event, '0' = level low triggering is disabled

Bits	Name	Description
0 : 0	EOC_INT_LOW	EOC interrupt low polarity enabled 0: EOC_INT_POL_LOW_DISABLED 1: EOC_INT_POL_LOW_ENABLED

ADC_FG4_CAL_INT_LATCHED_CLR | 0x00003714**Type:**Write**Reset:** 0x00000000

Writing a '1' to a bit in this register will rearm the interrupt when an interrupt is pending. It clears the internal sticky and sent bits

Bits	Name	Description
0 : 0	EOC_INT_LATCHED_CLR	EOC interrupt latched clear

ADC_FG4_CAL_INT_EN_SET | 0x00003715**Type:**Read/Write**Reset:** 0x00000000

Writing '0' to a bit in this register has no effect. Writing a '1' to a bit in this register will enable the corresponding interrupt. Reading this register will readback enable status PMIC_SET_MASK

Bits	Name	Description
0 : 0	EOC_INT_EN_SET	EOC interrupt enable set 0: EOC_INT_DISABLED 1: EOC_INT_ENBLED

ADC_FG4_CAL_INT_EN_CLR | 0x00003716**Type:**Read/Write**Reset:** 0x00000000

Writing a '0' to a bit in this register has no effect. Writing a '1' to a bit in this register will disable the corresponding interrupt. Reading this register will readback enable status PMIC_CLR_MASK=INT_EN_SET

Bits	Name	Description
0 : 0	EOC_INT_EN_CLR	EOC interrupt enable clear 0: EOC_INT_DISABLED 1: EOC_INT_ENBLED

ADC_FG4_CAL_INT_LATCHED_STS | 0x00003718**Type:**Read**Reset:** 0x00000000

Debug: Latched (Sticky) Interrupt. '1' indicates that the interrupt has triggered. Once the latched bit is set it can only be cleared by writing the clear bit.

Bits	Name	Description
0 : 0	EOC_INT_LATCHED_STS	EOC interrupt latched 0: EOC_INT_LATCHED_FALSE 1: EOC_INT_LATCHED_TRUE

ADC_FG4_CAL_INT_PENDING_STS | 0x00003719**Type:**Read**Reset:** 0x00000000

Debug: Pending is set if interrupt has been sent but not cleared.

Bits	Name	Description
0 : 0	EOC_INT_PENDING_STS	EOC interrupt pending 0: EOC_INT_PENDING_FALSE 1: EOC_INT_PENDING_TRUE

ADC_FG4_CAL_INT_MID_SEL | 0x0000371A**Type:**Read/Write**Reset:** 0x00000000

Selects the MID that will receive the interrupt

Bits	Name	Description
1 : 0	INT_MID_SEL	Selects the MID that will receive the interrupt

ADC_FG4_CAL_INT_PRIORITY | 0x0000371B

Type:Read/Write

Reset: 0x00000000

Selects the SPMI interrupt priority

Bits	Name	Description
0 : 0	INT_PRIORITY	Selects the SPMI interrupt priority 0: SR 1: A

ADC_FG4_CAL_ADC_DIG_PARAM | 0x00003742

Type:Read/Write

Reset: 0x00000008

PMIC_STATIC

Bits	Name	Description
3 : 2	DEC_RATIO_SEL	Select the conversion decimation ratio: * DEC_RATIO_SEL = 0 ==> STEP1 = 170, STEP2 = 80 , Decimation Ratio = STEP1+STEP2 = 250 * DEC_RATIO_SEL = 1 ==> STEP1 = 340, STEP2 = 80 , Decimation Ratio = STEP1+STEP2 = 420 * DEC_RATIO_SEL = 2 ==> STEP1 = 680, STEP2 = 160, Decimation Ratio = STEP1+STEP2 = 840 The above table reflects the default ADC_CMN setting (CONV_MODE = 0 and DIG_BOOST_EN = 1). Please refer to the DIG_BOOST_EN field description in ADC_CMN peripheral if a non-default settings are used for CONV_MODE and DIG_BOOST_EN. 0: DEC_RATIO_SHORT 1: DEC_RATIO_MEDIUM 2: DEC_RATIO_LONG

ADC_FG4_CAL_FAST_AVG_CTL | 0x00003743

Type:Read/Write

Reset: 0x00000080

Fast Average Enable PMIC_STATIC

Bits	Name	Description
2 : 0	FAST_AVG_SAMPLES	Select number of samples for use in fast average mode (i.e. $2^{(\text{value})}$). 0: AVG_1_SAMPLE 1: AVG_2_SAMPLES 2: AVG_4_SAMPLES 3: AVG_8_SAMPLES 4: AVG_16_SAMPLES
7 : 7	FAST_AVG_EN	Enabling will select low latency for multiple averaged conversions by overlapping window samples. When this is disabled, averaged samples are run back-to-back without overlapping. 0: FAST_AVG_DISABLED 1: FAST_AVG_ENABLED

ADC_FG4_CAL_DELAY_CTL_1 | 0x00003744

Type:Read/Write

Reset: 0x00000003

Calibration measurement interval and hardware settling delay PMIC_STATIC

Bits	Name	Description
1 : 0	MEAS_INTERVAL_TIME_OFF	Select calibration measurement interval time when PMIC is off. Interval_time = $64s * 2^n$. 0: meas_interval1_64s 1: meas_interval1_128s 2: meas_interval1_256s 3: meas_interval1_512s
3 : 2	MEAS_INTERVAL_TIME_SLEEP	Select calibration measurement interval time when PMIC enters sleep. interval_time = $64s * 2^n$. 0: meas_interval1_64s 1: meas_interval1_128s 2: meas_interval1_256s 3: meas_interval1_512s
6 : 4	MEAS_INTERVAL_TIME_ACTIVE	Select calibration measurement interval time when PMIC is active. If $n < 4$, interval_time = $125ms * 2^n$; else, interval_time = $1s * 2^{(2n-6)}$. 0: meas_interval1_125ms 1: meas_interval1_250ms 2: meas_interval1_500ms 3: meas_interval1_1s 4: meas_interval1_4s 5: meas_interval1_16s 6: meas_interval1_64s 7: meas_interval1_256s

ADC_FG4_CAL_DELAY_CTL2 | 0x00003745**Type:**Read/Write**Reset:** 0x00000000

Calibration measurement interval and hardware settling delay PMIC_STATIC

Bits	Name	Description
3 : 0	HW_SETTLE_DELAY	Time between AMUX getting configured and the ADC starting conversion. Delay = 15us for value 0, 100us*(value) for 0<value<8, and 1ms*2^(value-8) otherwise 0: hw_settle_delay_15us 1: hw_settle_delay_100us 2: hw_settle_delay_200us 3: hw_settle_delay_300us 4: hw_settle_delay_400us 5: hw_settle_delay_500us 6: hw_settle_delay_600us 7: hw_settle_delay_700us 8: hw_settle_delay_1ms 9: hw_settle_delay_2ms 10: hw_settle_delay_4ms 11: hw_settle_delay_8ms 12: hw_settle_delay_16ms 13: hw_settle_delay_32ms 14: hw_settle_delay_64ms 15: hw_settle_delay_128ms

ADC_FG4_CAL_EN_CTL1 | 0x00003746**Type:**Read/Write**Reset:** 0x00000000

Enables ADC module.

Bits	Name	Description
7 : 7	ADC_EN	Enables ADC module. Writing a '0' to this field will abort the ongoing conversion if there is any 0: ADC_DISABLED 1: ADC_ENABLED

ADC_FG4_CAL_CONV_REQ | 0x00003747**Type:**Write**Reset:** 0x00000000

Conversion Request

Bits	Name	Description
7 : 7	REQ	Conversion request strobe. Note, logic only allows writes of 0x1 to this field. 0x0 writes to this field are ignored. 0: NO_OPERATION 1: START_CONV_REQ

ADC_FG4_CAL_GND_REF_D0 | 0x00003750**Type:**Read**Reset:** 0x00000000

GND_REF calibration channel Byte 0

Bits	Name	Description
7 : 0	DATA_7_0	Low byte of GND_REF output. GND_REF_DATA[15:0]={GND_REF_D1[7:0],GND_REF_D0[7:0]} forms a 16-bit 2's complement number. The actual voltage it represents is GND_REF_DATA[15:0]/115600*7.5 Volts if DIG_BOOST_EN=1, otherwise, GND_REF_DATA[15:0]/65536*7.5 Volts.

ADC_FG4_CAL_GND_REF_D1 | 0x00003751**Type:**Read**Reset:** 0x00000000

GND_REF calibration channel Byte 1

Bits	Name	Description
7 : 0	DATA_15_8	High byte of GND_REF output. GND_REF_DATA[15:0]={GND_REF_D1[7:0],GND_REF_D0[7:0]} forms a 16-bit 2's complement number. The actual voltage it represents is GND_REF_DATA[15:0]/115600*7.5 Volts if DIG_BOOST_EN=1, otherwise, GND_REF_DATA[15:0]/65536*7.5 Volts.

ADC_FG4_CAL_VREF_VADC_D0 | 0x00003752

Type:Read

Reset: 0x00000000

VREF_VADC calibration channel Byte 0

Bits	Name	Description
7 : 0	DATA_7_0	Low byte of VREF_VADC-GND_REF output. VREF_VADC_DATA[15:0]={VREF_VADC_D1[7:0],VREF_VADC_D0[7:0]} forms a 16-bit 2's complement number. The actual voltage it represents is VREF_VADC_DATA[15:0]/115600*7.5 Volts if DIG_BOOST_EN=1, otherwise, VREF_VADC_DATA[15:0]/65536*7.5 Volts.

ADC_FG4_CAL_VREF_VADC_D1 | 0x00003753

Type:Read

Reset: 0x00000000

VREF_VADC calibration channel Byte 1

Bits	Name	Description
7 : 0	DATA_15_8	High byte of VREF_VADC-GND_REF output. VREF_VADC_DATA[15:0]={VREF_VADC_D1[7:0],VREF_VADC_D0[7:0]} forms a 16-bit 2's complement number. The actual voltage it represents is VREF_VADC_DATA[15:0]/115600*7.5 Volts if DIG_BOOST_EN=1, otherwise, VREF_VADC_DATA[15:0]/65536*7.5 Volts.

ADC_FG4_CAL_REF_1P25_D0 | 0x00003754

Type:Read

Reset: 0x00000000

1P25_REF calibration channel Byte 0

Bits	Name	Description
7 : 0	DATA_7_0	Low byte of 1P25_REF-GND_REF output. VREF_1P25_DATA[15:0]={VREF_1P25_D1[7:0],VREF_1P25_D0[7:0]} forms a 16-bit 2's complement number. The actual voltage it represents is VREF_1P25_DATA[15:0]/115600*7.5 Volts if DIG_BOOST_EN=1, otherwise, VREF_1P25_DATA[15:0]/65536*7.5 Volts.

ADC_FG4_CAL_REF_1P25_D1 | 0x00003755

Type:Read

Reset: 0x00000000

1P25_REF calibration channel Byte 1

Bits	Name	Description
7 : 0	DATA_15_8	High byte of 1P25_REF-GND_REF output. VREF_1P25_DATA[15:0]={VREF_1P25_D1[7:0],VREF_1P25_D0[7:0]} forms a 16-bit 2's complement number. The actual voltage it represents is VREF_1P25_DATA[15:0]/115600*7.5 Volts if DIG_BOOST_EN=1, otherwise, VREF_1P25_DATA[15:0]/65536*7.5 Volts.

ADC_FG4_CAL_BATFET_VDS_OFFSET_D0 | 0x00003756

Type:Read

Reset: 0x00000000

current-sensing BATFET Vds short-input calibration channel Byte 0 PMIC_ARRAY,
PMIC_SCOPE==(IBAT_MEAS__SUPPORTED_PS==1)

Bits	Name	Description
7 : 0	DATA_7_0	When USE_EXT_SNS (from ADC_CMN2) = 0, Low byte of current_sensing BATFET Vds short-input output; otherwise, Low byte of external_sensing offset. BATFET_VDS_OFFSET_DATA[15:0]={BATFET_VDS_OFFSET_D1[7:0],BATFET_VDS_OFFSET_D0[7:0]} forms a 16-bit 2's complement number. The actual voltage it represents is BAFET_VDS_OFFSET_DATA[15:0]/115600*7.5 Volts if DIG_BOOST_EN=1, otherwise, BAFET_VDS_OFFSET_DATA[15:0]/65536*7.5 Volts.

ADC_FG4_CAL_BATFET_VDS_OFFSET_D1 | 0x00003757**Type:**Read**Reset:** 0x00000000

current-sensing BATFET Vds short-input calibration channel Byte 1 PMIC_ARRAY,
PMIC_SCOPE==(IBAT_MEAS__SUPPORTED_PS==1)

Bits	Name	Description
7 : 0	DATA_15_8	When USE_EXT_SNS (from ADC_CMN2) = 0, High byte of current_sensing BATFET Vds short-input output; otherwise, Low byte of external_sensing offset. BATFET_VDS_OFFSET_DATA[15:0]={BATFET_VDS_OFFSET_D1[7:0],BATFET_VDS_OFFSET_D0[7:0]} forms a 16-bit 2's complement number. The actual voltage it represents is BAFET_VDS_OFFSET_DATA[15:0]/115600*7.5 Volts if DIG_BOOST_EN=1, otherwise, BAFET_VDS_OFFSET_DATA[15:0]/65536*7.5 Volts.

ADC_FG4_CAL_REPLICA_VDS_OFFSET_D0 | 0x00003758**Type:**Read**Reset:** 0x00000000

replica current Vds short-input calibration channel Byte 0 PMIC_ARRAY,
PMIC_SCOPE==(IBAT_MEAS__SUPPORTED_PS==1)

Bits	Name	Description
7 : 0	DATA_7_0	When USE_EXT_SNS (from ADC_CMN2) = 0, Low byte of replica current V_DS short-input; otherwise, this holds invalid data. REPLICA_VDS_DATA[15:0]={REPLICA_VDS_D1[7:0],REPLICA_VDS_D0[7:0]} forms a 16-bit 2's complement number. The actual voltage it represents is REPLICA_VDS_OFFSET_DATA[15:0]/115600*7.5 Volts if DIG_BOOST_EN=1, otherwise, REPLICA_VDS_OFFSET_DATA[15:0]/65536*7.5 Volts.

ADC_FG4_CAL_REPLICA_VDS_OFFSET_D1 | 0x00003759**Type:**Read**Reset:** 0x00000000

replica current Vds short-input calibration channel Byte 1 PMIC_ARRAY,
PMIC_SCOPE==(IBAT_MEAS__SUPPORTED_PS==1)

Bits	Name	Description
7 : 0	DATA_15_8	When USE_EXT_SNS (from ADC_CMN2) = 0, High byte of replica current V_DS short-input; otherwise, this holds invalid data. REPLICA_VDS_DATA[15:0]={REPLICA_VDS_D1[7:0],REPLICA_VDS_D0[7:0]} forms a 16-bit 2's complement number. The actual voltage it represents is REPLICA_VDS_OFFSET_DATA[15:0]/115600*7.5 Volts if DIG_BOOST_EN=1, otherwise, REPLICA_VDS_OFFSET_DATA[15:0]/65536*7.5 Volts.

ADC_FG4_CAL_REPLICA_VDS_D0 | 0x0000375A

Type:Read

Reset: 0x00000000

replica current V_DS calibration channel Byte 0 PMIC_ARRAY,
PMIC_SCOPE==(IBAT_MEAS__SUPPORTED_PS==1)

Bits	Name	Description
7 : 0	DATA_7_0	When USE_EXT_SNS (from ADC_CMN2) = 0, Low byte of replica current V_DS-OFFSET output; otherwise, this holds invalid data. REPLICA_VDS_DATA[15:0]={REPLICA_VDS_D1[7:0],REPLICA_VDS_D0[7:0]} forms a 16-bit 2's complement number. The actual voltage it represents is REPLICA_VDS_DATA[15:0]/115600*7.5 Volts if DIG_BOOST_EN=1, otherwise, REPLICA_VDS_DATA[15:0]/65536*7.5 Volts.

ADC_FG4_CAL_REPLICA_VDS_D1 | 0x0000375B

Type:Read

Reset: 0x00000000

replica current V_DS calibration channel Byte 1 PMIC_ARRAY,
PMIC_SCOPE==(IBAT_MEAS__SUPPORTED_PS==1)

Bits	Name	Description
7 : 0	DATA_15_8	When USE_EXT_SNS (from ADC_CMN2) = 0, High byte of replica current V_DS-OFFSET output; otherwise, this holds invalid data. REPLICA_VDS_DATA[15:0]={REPLICA_VDS_D1[7:0],REPLICA_VDS_D0[7:0]} forms a 16-bit 2's complement number. The actual voltage it represents is REPLICA_VDS_DATA[15:0]/115600*7.5 Volts if DIG_BOOST_EN=1, otherwise, REPLICA_VDS_DATA[15:0]/65536*7.5 Volts.

Module Name: ADC_FG6_CMN

Base Address: 0x00003900

Register Quick Reference:

Register	Offset	Type
ADC_FG6_CMN_REVISION1	0x00003900	Read
ADC_FG6_CMN_REVISION2	0x00003901	Read
ADC_FG6_CMN_REVISION3	0x00003902	Read
ADC_FG6_CMN_REVISION4	0x00003903	Read
ADC_FG6_CMN_PERPH_TYPE	0x00003904	Read
ADC_FG6_CMN_PERPH_SUBTYPE	0x00003905	Read
ADC_FG6_CMN_ADC_CONV_FAULT_STATUS	0x00003909	Read
ADC_FG6_CMN_ADC_CONV_FAULT_REASON	0x0000390A	Read

ADC_FG6_CMN_REVISION1 | 0x00003900

Type:Read

Reset: 0x00000004

HW Version Register [7:0] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MINOR	This number is incremented for digital change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

ADC_FG6_CMN_REVISION2 | 0x00003901

Type:Read

Reset: 0x00000005

HW Version Register [15:8] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MAJOR	This number is incremented when changes are made to the digital HW that are not backwards compatible with existing software.

ADC_FG6_CMN_REVISION3 | 0x00003902**Type:**Read**Reset:** 0x00000000

HW Version Register [23:16]

Bits	Name	Description
7 : 0	ANA_MINOR	This number is incremented for analog change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

ADC_FG6_CMN_REVISION4 | 0x00003903**Type:**Read**Reset:** 0x00000000

HW Version Register [31:24]

Bits	Name	Description
7 : 0	ANA_MAJOR	This number is incremented when changes are made to the analog HW that are not backwards compatible with existing software.

ADC_FG6_CMN_PERPH_TYPE | 0x00003904**Type:**Read**Reset:** 0x00000008

Peripheral Type PMIC_CONSTANT

Bits	Name	Description
7 : 0	TYPE	ADC

ADC_FG6_CMN_PERPH_SUBTYPE | 0x00003905**Type:**Read

Reset: 0x0000002D

Peripheral SubType

Bits	Name	Description
7 : 0	SUBTYPE	ADC sub type

ADC_FG6_CMN_ADC_CONV_FAULT_STATUS | 0x00003909

Type:Read

Reset: 0x00000000

Status Registers

Bits	Name	Description
0 : 0	ADC_CONV_FAULT_OCCURED	When this field is equal to 1, there is an ADC conversion fault occurred. Refer to ADC_CONV_FAULT_REASON register for more details. This is a sticky status bit to log the ADC_CONV_FAULT event, so the SW need to write to register with any value to clear it after reading it. 0: ADC_CONV_FAULT_NOT_OCCURED 1: ADC_CONV_FAULT_OCCURED

ADC_FG6_CMN_ADC_CONV_FAULT_REASON | 0x0000390A

Type:Read

Reset: 0x00000000

Status Registers

Bits	Name	Description
0 : 0	AVDD_RB	When this field is equal to 1, the ADC conversion fault is caused by AVDD_RB. 0: AVDD_RB_NOT_OCCURED 1: AVDD_RB_OCCURED
1 : 1	PVDD_RB	When this field is equal to 1, the ADC conversion fault is caused by PVDD_RB. 0: PVDD_RB_NOT_OCCURED 1: PVDD_RB_OCCURED

Bits	Name	Description
2 : 2	MBG_OK_B	When this field is equal to 1, the ADC conversion fault is caused by MBG_OK not being '1'. 0: MBG_OK_B_NOT_OCCURED 1: MBG_OK_B_OCCURED
3 : 3	VADC_LDO_OK_B	When this field is equal to 1, the ADC conversion fault is caused by VADC LDO not being OK. 0: VADC_LDO_OK_B_NOT_OCCURED 1: VADC_LDO_OK_B_OCCURED
4 : 4	IADC_LDO_OK_B	When this field is equal to 1, the ADC conversion fault is caused by IADC LDO not being OK. 0: IADC_LDO_OK_B_NOT_OCCURED 1: IADC_LDO_OK_B_OCCURED

Module Name: SPMI

Base Address: 0x00000600

Register Quick Reference:

Register	Offset	Type
SPMI_SPMI_BUF_CFG	0x00000640	Read/Write

SPMI_SPMI_BUF_CFG | 0x00000640

Type:Read/Write

Reset: 0x00000001

No description provided for this register.

Bits	Name	Description
1 : 0	BUFFER_STRENGTH	SPMI Buffer Drive Strength Configuration 0: LOW10PF 1: MID20PF 2: HIGH40PF 3: VERYHIGH50PF
4 : 4	RFFE_LOW_DRIVE_EN	Enable RFFE Low Drive 0: RFFE_LOW_DRIVE_EN_false 1: RFFE_LOW_DRIVE_EN_true

Module Name: VDDGEN

Base Address: 0x00003C00

Register Quick Reference:

Register	Offset	Type
VDDGEN_STATUS1	0x00003C08	Read
VDDGEN_AVDD_REG_CTL	0x00003C40	Read/Write
VDDGEN_DVDD_REG_CTL	0x00003C41	Read/Write

VDDGEN_STATUS1 | 0x00003C08

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	RAW_AVDD_RB	raw_AVDD_RB w/o force
1 : 1	DVDD_HPM_OK	DVDD regulator HPM OK status for PON
2 : 2	AVDD_OK	Internal AVDD_OK status
3 : 3	PVDD_RB	pVdd_rb status
4 : 4	DVDD_HPM	DVDD high power mode
5 : 5	AVDD_HPM	AVDD high power mode
6 : 6	AVDD_RB_ENABLE	AVDD comparator enable status
7 : 7	AVDD_RB	AVDD_RB status

VDDGEN_AVDD_REG_CTL | 0x00003C40

Type:Read/Write

Reset: 0x00000060

Control for AVDD

Bits	Name	Description
1 : 0	FEEDBACK_CTRL	Automatic mode : Follow digital logics to select a proper feedback divider in terms of a mode of operation and enable signal of aVdd power rail LPM : Force to select a diode divider for low power consumption HPM : Force to select a resistor ladder to enable 4-bit trim and MBG_OK reference of 1.1V WARNING : YOU WILL SHUTDOWN A PART if you force FEEDBACK_CTRL to LPM when MBG is already enabled. Diode divider does not generate MBG_OK reference signal 0: AUTO 1: LPM 2: HPM1 3: HPM2
5 : 5	AVDD_REF_OVR	aVdd regulator Reference Adjust Override 0 - aVdd regulator switches it's voltage reference to the PMIC MBG when MBG_OK = 1. If MBG_OK = 0, aVdd regulator uses the internal minibg as a voltage reference 1 - aVdd regulator always uses the internal mini-bg as a voltage reference 0: AUTO 1: FORCE_MINI_BG
7 : 6	MODE_CTRL	00 = LPM/sleep mode 01 = follow automatic digital logic 1X = HPM/active mode 0: LPM 1: AUTOM 2: HPM1 3: HPM2

VDDGEN_DVDD_REG_CTL | 0x00003C41

Type:Read/Write

Reset: 0x00000040

Control for DVDD

Bits	Name	Description
7 : 6	MODE_CTRL	00 = LPM/sleep mode 01 = follow automatic digital logic 1X = HPM/active mode 0: LPM 1: AUTOM 2: HPM1 3: HPM2

Module Name: QGAUGE**Base Address: 0x00004800****Register Quick Reference:**

Register	Offset	Type
QGAUGE_REVISION1	0x00004800	Read
QGAUGE_REVISION2	0x00004801	Read
QGAUGE_PERPH_TYPE	0x00004804	Read
QGAUGE_PERPH_SUBTYPE	0x00004805	Read
QGAUGE_STATUS1	0x00004808	Read
QGAUGE_STATUS2	0x00004809	Read
QGAUGE_STATUS3	0x0000480A	Read
QGAUGE_STATUS4	0x0000480B	Read
QGAUGE_STATUS5	0x0000480C	Read
QGAUGE_INT_RT_STS	0x00004810	Read
QGAUGE_INT_SET_TYPE	0x00004811	Read/Write
QGAUGE_INT_POLARITY_HIGH	0x00004812	Read/Write
QGAUGE_INT_POLARITY_LOW	0x00004813	Read/Write
QGAUGE_INT_LATCHED_CLR	0x00004814	Write
QGAUGE_INT_EN_SET	0x00004815	Read/Write
QGAUGE_INT_EN_CLR	0x00004816	Read/Write
QGAUGE_INT_LATCHED_STS	0x00004818	Read
QGAUGE_INT_PENDING_STS	0x00004819	Read
QGAUGE_INT_MID_SEL	0x0000481A	Read/Write
QGAUGE_INT_PRIORITY	0x0000481B	Read/Write
QGAUGE_QG_DATA_CTL1	0x00004841	Read/Write
QGAUGE_QG_DATA_CTL2	0x00004842	Read/Write
QGAUGE_EN_CTL	0x00004846	Read/Write
QGAUGE_CMN_ADC_CTL1	0x00004848	Read/Write
QGAUGE_CMN_ADC_CTL2	0x00004849	Read/Write
QGAUGE_VBAT_EMPTY_THRESHOLD	0x0000484B	Read/Write
QGAUGE_VBAT_LOW_THRESHOLD	0x0000484C	Read/Write
QGAUGE_VBAT_COMP_HYST	0x0000484D	Read/Write
QGAUGE_BAT_GONE_DEB_CTL	0x0000484E	Read/Write

Register	Offset	Type
QGAUGE_ZERO_IBAT_OFFSET_CTL	0x0000484F	Read/Write
QGAUGE_S2_NORMAL_MEAS_CTL2	0x00004851	Read/Write
QGAUGE_S2_NORMAL_MEAS_CTL3	0x00004852	Read/Write
QGAUGE_S2_NORMAL_ADC_CTL1	0x00004853	Read/Write
QGAUGE_S3_SLEEP_OCV_MEAS_CTL1	0x00004856	Read/Write
QGAUGE_S3_SLEEP_OCV_MEAS_CTL3	0x00004858	Read/Write
QGAUGE_S3_SLEEP_OCV_MEAS_CTL4	0x00004859	Read/Write
QGAUGE_S3_SLEEP_OCV_ADC_CTL1	0x0000485A	Read/Write
QGAUGE_S3_SLEEP_OCV_TREND_CTL2	0x0000485C	Read/Write
QGAUGE_S3_SLEEP_OCV_IBAT_CTL1	0x0000485D	Read/Write
QGAUGE_S3_SLEEP_OCV_ENTRY_IBAT_THRESHOLD	0x0000485E	Read/Write
QGAUGE_S3_SLEEP_OCV_EXIT_IBAT_THRESHOLD_DELTA	0x0000485F	Read/Write
QGAUGE_S7_PON_OCV_MEAS_CTL1	0x00004864	Read/Write
QGAUGE_S7_PON_OCV_ADC_CTL1	0x00004865	Read/Write
QGAUGE_ESR_MEAS_TRIG	0x00004868	Write
QGAUGE_ESR_MEAS_CTL1	0x00004869	Read/Write
QGAUGE_ESR_MEAS_CTL2	0x0000486A	Read/Write
QGAUGE_ESR_MEAS_CTL3	0x0000486B	Read/Write
QGAUGE_ESR_ADC_CTL1	0x0000486D	Read/Write
QGAUGE_S7_PON_OCV_V_DATA0	0x00004870	Read
QGAUGE_S7_PON_OCV_V_DATA1	0x00004871	Read
QGAUGE_S7_PON_OCV_I_DATA0	0x00004872	Read
QGAUGE_S7_PON_OCV_I_DATA1	0x00004873	Read
QGAUGE_S3_SLEEP_GOOD_OCV_V_DATA0	0x00004874	Read
QGAUGE_S3_SLEEP_GOOD_OCV_V_DATA1	0x00004875	Read
QGAUGE_S3_SLEEP_GOOD_OCV_I_DATA0	0x00004876	Read
QGAUGE_S3_SLEEP_GOOD_OCV_I_DATA1	0x00004877	Read
QGAUGE_PRE_ESR_V_DATA0	0x00004878	Read
QGAUGE_PRE_ESR_V_DATA1	0x00004879	Read
QGAUGE_PRE_ESR_I_DATA0	0x0000487A	Read
QGAUGE_PRE_ESR_I_DATA1	0x0000487B	Read
QGAUGE_POST_ESR_V_DATA0	0x0000487C	Read

Register	Offset	Type
QGAUGE_POST_ESR_V_DATA1	0x0000487D	Read
QGAUGE_POST_ESR_I_DATA0	0x0000487E	Read
QGAUGE_POST_ESR_I_DATA1	0x0000487F	Read
QGAUGE_S2_NORMAL_AVG_V_DATA0	0x00004880	Read
QGAUGE_S2_NORMAL_AVG_V_DATA1	0x00004881	Read
QGAUGE_S2_NORMAL_AVG_I_DATA0	0x00004882	Read
QGAUGE_S2_NORMAL_AVG_I_DATA1	0x00004883	Read
QGAUGE_V_ACCUM_DATA0_RT	0x00004888	Read
QGAUGE_V_ACCUM_DATA1_RT	0x00004889	Read
QGAUGE_V_ACCUM_DATA2_RT	0x0000488A	Read
QGAUGE_I_ACCUM_DATA0_RT	0x0000488B	Read
QGAUGE_I_ACCUM_DATA1_RT	0x0000488C	Read
QGAUGE_I_ACCUM_DATA2_RT	0x0000488D	Read
QGAUGE_ACCUM_CNT_RT	0x0000488E	Read
QGAUGE_QG_V_FIFO0_DATA0	0x00004890	Read
QGAUGE_QG_V_FIFO0_DATA1	0x00004891	Read
QGAUGE_QG_V_FIFO1_DATA0	0x00004892	Read
QGAUGE_QG_V_FIFO1_DATA1	0x00004893	Read
QGAUGE_QG_V_FIFO2_DATA0	0x00004894	Read
QGAUGE_QG_V_FIFO2_DATA1	0x00004895	Read
QGAUGE_QG_V_FIFO3_DATA0	0x00004896	Read
QGAUGE_QG_V_FIFO3_DATA1	0x00004897	Read
QGAUGE_QG_V_FIFO4_DATA0	0x00004898	Read
QGAUGE_QG_V_FIFO4_DATA1	0x00004899	Read
QGAUGE_QG_V_FIFO5_DATA0	0x0000489A	Read
QGAUGE_QG_V_FIFO5_DATA1	0x0000489B	Read
QGAUGE_QG_V_FIFO6_DATA0	0x0000489C	Read
QGAUGE_QG_V_FIFO6_DATA1	0x0000489D	Read
QGAUGE_QG_V_FIFO7_DATA0	0x0000489E	Read
QGAUGE_QG_V_FIFO7_DATA1	0x0000489F	Read
QGAUGE_QG_I_FIFO0_DATA0	0x000048A0	Read
QGAUGE_QG_I_FIFO0_DATA1	0x000048A1	Read

Register	Offset	Type
QGAUGE_QG_I_FIFO1_DATA0	0x000048A2	Read
QGAUGE_QG_I_FIFO1_DATA1	0x000048A3	Read
QGAUGE_QG_I_FIFO2_DATA0	0x000048A4	Read
QGAUGE_QG_I_FIFO2_DATA1	0x000048A5	Read
QGAUGE_QG_I_FIFO3_DATA0	0x000048A6	Read
QGAUGE_QG_I_FIFO3_DATA1	0x000048A7	Read
QGAUGE_QG_I_FIFO4_DATA0	0x000048A8	Read
QGAUGE_QG_I_FIFO4_DATA1	0x000048A9	Read
QGAUGE_QG_I_FIFO5_DATA0	0x000048AA	Read
QGAUGE_QG_I_FIFO5_DATA1	0x000048AB	Read
QGAUGE_QG_I_FIFO6_DATA0	0x000048AC	Read
QGAUGE_QG_I_FIFO6_DATA1	0x000048AD	Read
QGAUGE_QG_I_FIFO7_DATA0	0x000048AE	Read
QGAUGE_QG_I_FIFO7_DATA1	0x000048AF	Read
QGAUGE_QG_SOC_MONOTONIC	0x000048BF	Read/Write
QGAUGE_LAST_ADC_V_DATA0	0x000048C0	Read
QGAUGE_LAST_ADC_V_DATA1	0x000048C1	Read
QGAUGE_LAST_ADC_I_DATA0	0x000048C2	Read
QGAUGE_LAST_ADC_I_DATA1	0x000048C3	Read
QGAUGE_LAST_BURST_AVG_V_DATA0	0x000048C4	Read
QGAUGE_LAST_BURST_AVG_V_DATA1	0x000048C5	Read
QGAUGE_LAST_BURST_AVG_I_DATA0	0x000048C6	Read
QGAUGE_LAST_BURST_AVG_I_DATA1	0x000048C7	Read
QGAUGE_LAST_BURST_AVG_V_DATA0_RT	0x000048C8	Read
QGAUGE_LAST_BURST_AVG_V_DATA1_RT	0x000048C9	Read
QGAUGE_LAST_BURST_AVG_I_DATA0_RT	0x000048CA	Read
QGAUGE_LAST_BURST_AVG_I_DATA1_RT	0x000048CB	Read
QGAUGE_LAST_S3_SLEEP_V_DATA0	0x000048CC	Read
QGAUGE_LAST_S3_SLEEP_V_DATA1	0x000048CD	Read
QGAUGE_LAST_S3_SLEEP_I_DATA0	0x000048CE	Read
QGAUGE_LAST_S3_SLEEP_I_DATA1	0x000048CF	Read

QGAUGE_REVISION1 | 0x00004800**Type:**Read**Reset:** 0x00000001

HW Version Register [7:0] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MINOR	This number is incremented for digital change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

QGAUGE_REVISION2 | 0x00004801**Type:**Read**Reset:** 0x00000000

HW Version Register [15:8] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MAJOR	This number is incremented when changes are made to the digital HW that are not backwards compatible with existing software.

QGAUGE_PERPH_TYPE | 0x00004804**Type:**Read**Reset:** 0x0000000D

Peripheral Type PMIC_CONSTANT

Bits	Name	Description
7 : 0	TYPE	BMS 13: BMS

QGAUGE_PERPH_SUBTYPE | 0x00004805

Type:Read

Reset: 0x00000004

Peripheral SubType

Bits	Name	Description
7 : 0	SUBTYPE	q_gauge 3: QGAUGE_ADC_IBAT_5A 4: QGAUGE_ADC_IBAT_10A

QGAUGE_STATUS1 | 0x00004808

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	BATTERY_PRESENT	This bit indicates battery presence after debouncing in QG 0: BATTERY_MISSING 1: BATTERY_PRESENT
1 : 1	BATFET_ON	Originally from Charger, indicates BATFET is ON 0: BATFET_OFF 1: BATFET_ON
4 : 4	ESR_MEAS_DONE	This bit indicates when there was completed ESR measurment and clears when a new ESR measurement starts 0: ESR_MEAS_NOT_DONE 1: ESR_MEAS_DONE
5 : 5	PRE_ESR_MEAS_DONE	This bit indicates when there was completed pre-ESR measurment and clears when a new ESR measurement starts 0: ESR_MEAS_IDLE 1: ESR_MEAS_ONGOING
7 : 7	QG_OK	QG initial open circuit voltage measurement completed. (This bit will be set when the QG controller has successfully obtained an initial OCV value). 0: QG_OCV_NOT_DONE 1: QG_OCV_DONE

QGAUGE_STATUS2 | 0x00004809

Type:Read

Reset: 0x00000000

This status register is sticky, software needs to write to this register (value doesn't matter) clear it, so that a new status can be captured.

Bits	Name	Description
0 : 0	FORCED_DISABLE	This bit indicates that Q-Gauge was in disable mode due to either dVdd_rb, battery missing, ship mode, or QG_EN=0. Since this is a sticky status, software needs to write to this register to clear it, so that a new status can be captured. 0: NO_FORCED_DISABLE 1: FORCED_DISABLE
1 : 1	GOOD_OCV	This bit indicates that Q-Gauge has successfully captured a good OCV data either in S3_OCV state. Since this is a sticky status, software needs to write to this register to clear it, so that a new status can be captured. 0: NO_GOOD_OCV 1: GOOD_OCV
2 : 2	ADC_CONV_FAULT_OCCURED	This bit indicates that Q-Gauge encountered an ADC_CONV_FAULT while making ADC requests. Since this is a sticky status, software needs to write to this register to clear it, so that a new status can be captured. 0: NO_ADC_CONV_FAULT 1: ADC_CONV_FAULT_OCCURED

QGAUGE_STATUS3 | 0x0000480A

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
3 : 0	COUNT_OF_RESULTS_IN_FIFO_RT	This is the real-time indication of how many individual elements in the FIFO buffer (fully completed local averages only) have been computed by digital logic upto current time.

QGAUGE_STATUS4 | 0x0000480B

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
4 : 4	ESR_MEAS_IN_PROGRESS	This bit indicates ESR measurment is in progress 0: ESR_MEAS_IDLE 1: ESR_MEAS_ONGOING

QGAUGE_STATUS5 | 0x0000480C

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
1 : 0	S2_FIFO_OPERATION	When PBS receives QG's S2_FIFO_TRIGGER trigger, it should read this register to decide to what to do with the FIFO. 00 - NOP (No-Operation) 01 - Rewind the FIFO pointer back to '0' 10 - Read {S2_NORMAL_AVG_V_DATA1[7:0], S2_NORMAL_AVG_V_DATA0[7:0]} and {S2_NORMAL_AVG_I_DATA1[7:0], S2_NORMAL_AVG_I_DATA0[7:0]}, push them into FIFO, and increase the FIFO counter by '1' 11 - NOP (No-Operation) 0: NOP_1 1: REWIND_FIFO 2: LOAD_FIFO 3: NOP_2

QGAUGE_INT_RT_STS | 0x00004810

Type:Read

Reset: 0x00000000

Interrupt Real Time Status Bits

Bits	Name	Description
0 : 0	BATTERY_MISSING_INT_RT_STS	Debounced battery missing interrupt generated in QG 0: BATTERY_MISSING_INT_RT_STATUS_LOW 1: BATTERY_MISSING_INT_RT_STATUS_HIGH

Bits	Name	Description
1 : 1	VBAT_LOW_INT_RT_STS	This is used to interrupt software when VBAT is lower than VBAT_LOW_THR. 0: VBAT_LOW_INT_RT_STATUS_LOW 1: VBAT_LOW_INT_RT_STATUS_HIGH
2 : 2	VBAT_EMPTY_INT_RT_STS	This is used to interrupt software when VBAT is lower than VBAT_EMPTY_THR. 0: VBAT_EMPTY_INT_RT_STATUS_LOW 1: VBAT_EMPTY_INT_RT_STATUS_HIGH
3 : 3	FIFO_UPDATE_DONE_INT_RT_STS	This is the main interrupt of this QG controller (QGauge module). This interrupt triggers a software request for picking up the values from the populated FIFO buffers for SOC computation. This interrupt will occur when QGauge digital logic has completely populated the desired number of FIFO registers set by software 0: FIFO_UPDATE_DONE_INT_RT_STS_LOW 1: FIFO_UPDATE_DONE_INT_RT_STS_HIGH
4 : 4	GOOD_OCV_INT_RT_STS	Last good open circuit voltage triggers this interrupt. This occurs in S3 state based on settled Vbat sample measurement within a window governed by a tolerance setting (in a fixed time base). Software can either ignore this (and hence, use the the values available at 0x72 and 0x73 whenever it wakes up next), OR use respond to this interrupt by waking up everytime. 0: GOOD_OCV_INT_RT_STATUS_LOW 1: GOOD_OCV_INT_RT_STATUS_HIGH
5 : 5	FSM_STAT_CHG_INT_RT_STS	This interrupt indicates that FSM has switched states. This could mean that a pre-mature truncation of state has happened. This necessitates that the software picks up a) all the values from the FIFO elements and b) the shadow copy of accumulator count and c) the shadow copy of accumulator data. 0: FSM_STAT_CHG_INT_RT_STATUS_LOW 1: FSM_STAT_CHG_INT_RT_STATUS_HIGH
6 : 6	QG_EVENT_INT_RT_STS	This interrupt is controlled by QG_EVENT_INT_EN and QG_EVENT_INT_SRC register fields. 0: QG_EVENT_INT_RT_STATUS_LOW 1: QG_EVENT_INT_RT_STATUS_HIGH

QGAUGE_INT_SET_TYPE | 0x00004811

Type:Read/Write

Reset: 0x00000000

0 = use level trigger interrupts, 1 = use edge trigger interrupts

Bits	Name	Description
0 : 0	BATTERY_MISSING_INT_TYPE	No description provided for this bit field. 0: BATTERY_MISSING_LEVEL 1: BATTERY_MISSING_EDGE
1 : 1	VBAT_LOW_INT_TYPE	No description provided for this bit field. 0: VBAT_LOW_LEVEL 1: VBAT_LOW_EDGE
2 : 2	VBAT_EMPTY_INT_TYPE	No description provided for this bit field. 0: VBAT_EMPTY_LEVEL 1: VBAT_EMPTY_EDGE
3 : 3	FIFO_UPDATE_DONE_INT_TYPE	No description provided for this bit field. 0: FIFO_UPDATE_DONE_LEVEL 1: FIFO_UPDATE_DONE_EDGE
4 : 4	GOOD_OCV_INT_TYPE	No description provided for this bit field. 0: GOOD_OCV_LEVEL 1: GOOD_OCV_EDGE
5 : 5	FSM_STAT_CHG_INT_TYPE	No description provided for this bit field. 0: FSM_STAT_CHG_LEVEL 1: FSM_STAT_CHG_EDGE
6 : 6	QG_EVENT_INT_TYPE	No description provided for this bit field. 0: QG_EVENT_LEVEL 1: QG_EVENT_EDGE

QGAUGE_INT_POLARITY_HIGH | 0x00004812

Type:Read/Write

Reset: 0x0000007F

1= Interrupt will trigger on a level high (rising edge) event, 0 = level high triggering is disabled

Bits	Name	Description
0 : 0	BATTERY_MISSING_INT_HIGH	No description provided for this bit field. 0: BATTERY_MISSING_HIGH_TRIGGER_DISABLED 1: BATTERY_MISSING_HIGH_TRIGGER_ENABLED
1 : 1	VBAT_LOW_INT_HIGH	No description provided for this bit field. 0: VBAT_LOW_HIGH_TRIGGER_DISABLED 1: VBAT_LOW_HIGH_TRIGGER_ENABLED
2 : 2	VBAT_EMPTY_INT_HIGH	No description provided for this bit field. 0: VBAT_EMPTY_HIGH_TRIGGER_DISABLED 1: VBAT_EMPTY_HIGH_TRIGGER_ENABLED

Bits	Name	Description
3 : 3	FIFO_UPDATE_DONE_INT_HIGH	No description provided for this bit field. 0: FIFO_UPDATE_DONE_HIGH_TRIGGER_DISABLED 1: FIFO_UPDATE_DONE_HIGH_TRIGGER_ENABLED
4 : 4	GOOD_OCV_INT_HIGH	No description provided for this bit field. 0: GOOD_OCV_HIGH_TRIGGER_DISABLED 1: GOOD_OCV_HIGH_TRIGGER_ENABLED
5 : 5	FSM_STAT_CHG_INT_HIGH	No description provided for this bit field. 0: FSM_STAT_CHG_HIGH_TRIGGER_DISABLED 1: FSM_STAT_CHG_THR_HIGH_TRIGGER_ENABLED
6 : 6	QG_EVENT_INT_HIGH	No description provided for this bit field. 0: QG_EVENT_HIGH_TRIGGER_DISABLED 1: QG_EVENT_THR_HIGH_TRIGGER_ENABLED

QGAUGE_INT_POLARITY_LOW | 0x00004813

Type:Read/Write

Reset: 0x00000000

1 = Interrupt will trigger on a level low (falling edge) event, 0 = level low triggering is disabled

Bits	Name	Description
0 : 0	BATTERY_MISSING_INT_LOW	No description provided for this bit field. 0: BATTERY_MISSING_LOW_TRIGGER_DISABLED 1: BATTERY_MISSING_LOW_TRIGGER_ENABLED
1 : 1	VBAT_LOW_INT_LOW	No description provided for this bit field. 0: VBAT_LOW_LOW_TRIGGER_DISABLED 1: VBAT_LOW_LOW_TRIGGER_ENABLED
2 : 2	VBAT_EMPTY_INT_LOW	No description provided for this bit field. 0: VBAT_EMPTY_LOW_TRIGGER_DISABLED 1: VBAT_EMPTY_LOW_TRIGGER_ENABLED
3 : 3	FIFO_UPDATE_DONE_INT_LOW	No description provided for this bit field. 0: FIFO_UPDATE_DONE_LOW_TRIGGER_DISABLED 1: FIFO_UPDATE_DONE_LOW_TRIGGER_ENABLED
4 : 4	GOOD_OCV_INT_LOW	No description provided for this bit field. 0: GOOD_OCV_LOW_TRIGGER_DISABLED 1: GOOD_OCV_LOW_TRIGGER_ENABLED
5 : 5	FSM_STAT_CHG_INT_LOW	No description provided for this bit field. 0: FSM_STAT_CHG_LOW_TRIGGER_DISABLED 1: FSM_STAT_CHG_LOW_TRIGGER_ENABLED

Bits	Name	Description
6 : 6	QG_EVENT_INT_LOW	No description provided for this bit field. 0: QG_EVENT_LOW_TRIGGER_DISABLED 1: QG_EVENT_LOW_TRIGGER_ENABLED

QGAUGE_INT_LATCHED_CLR | 0x00004814

Type:Write

Reset: 0x00000000

writing a 1 to this interrupt will rearm the interrupt when an interrupt is pending. It clears the internal sticky and sent bits

Bits	Name	Description
0 : 0	BATTERY_MISSING_INT_CLR	No description provided for this bit field. 0: BATTERY_MISSING_LATCHED 1: BATTERY_MISSING_LATCH_CLEAR
1 : 1	VBAT_LOW_INT_CLR	No description provided for this bit field. 0: VBAT_LOW_LATCHED 1: VBAT_LOW_LATCH_CLEAR
2 : 2	VBAT_EMPTY_INT_CLR	No description provided for this bit field. 0: VBAT_EMPTY_LATCHED 1: VBAT_EMPTY_LATCH_CLEAR
3 : 3	FIFO_UPDATE_DONE_INT_CLR	No description provided for this bit field. 0: FIFO_UPDATE_DONE_LATCHED 1: FIFO_UPDATE_DONE_LATCH_CLEAR
4 : 4	GOOD_OCV_INT_CLR	No description provided for this bit field. 0: GOOD_OCV_LATCHED 1: GOOD_OCV_LATCH_CLEAR
5 : 5	FSM_STAT_CHG_INT_CLR	No description provided for this bit field. 0: FSM_STAT_CHG_LATCHED 1: FSM_STAT_CHG_LATCH_CLEAR
6 : 6	QG_EVENT_INT_CLR	No description provided for this bit field. 0: QG_EVENT_LATCHED 1: QG_EVENT_LATCH_CLEAR

QGAUGE_INT_EN_SET | 0x00004815

Type:Read/Write

Reset: 0x00000000

writing 0 to this register has no effect. Writing a 1 will enable the corresponding interrupt. Reading this register will readback enable status PMIC_SET_MASK

Bits	Name	Description
0 : 0	BATTERY_MISSING_INT_EN_SET	No description provided for this bit field. 0: BATTERY_MISSING_INT_DISABLED 1: BATTERY_MISSING_INT_ENABLED
1 : 1	VBAT_LOW_INT_EN_SET	No description provided for this bit field. 0: VBAT_LOW_INT_DISABLED 1: VBAT_LOW_INT_ENABLED
2 : 2	VBAT_EMPTY_INT_EN_SET	No description provided for this bit field. 0: VBAT_EMPTY_INT_DISABLED 1: VBAT_EMPTY_INT_ENABLED
3 : 3	FIFO_UPDATE_DONE_INT_EN_SET	No description provided for this bit field. 0: FIFO_UPDATE_DONE_INT_DISABLED 1: FIFO_UPDATE_DONE_INT_ENABLED
4 : 4	GOOD_OCV_INT_EN_SET	No description provided for this bit field. 0: GOOD_OCV_INT_DISABLED 1: GOOD_OCV_INT_ENABLED
5 : 5	FSM_STAT_CHG_INT_EN_SET	No description provided for this bit field. 0: FSM_STAT_CHG_INT_DISABLED 1: FSM_STAT_CHG_INT_ENABLED
6 : 6	QG_EVENT_INT_EN_SET	No description provided for this bit field. 0: QG_EVENT_INT_DISABLED 1: QG_EVENT_INT_ENABLED

QGAUGE_INT_EN_CLR | 0x00004816

Type:Read/Write

Reset: 0x00000000

writing 0 to this register has no effect. Writing a 1 will disable the corresponding interrupt. Reading this register will readback enable status PMIC_CLR_MASK=INT_EN_SET

Bits	Name	Description
0 : 0	BATTERY_MISSING_INT_EN_CLR	No description provided for this bit field. 0: BATTERY_MISSING_INT_DISABLED 1: BATTERY_MISSING_INT_ENABLED
1 : 1	VBAT_LOW_INT_EN_CLR	No description provided for this bit field. 0: VBAT_LOW_INT_DISABLED 1: VBAT_LOW_INT_ENABLED

Bits	Name	Description
2 : 2	VBAT_EMPTY_INT_EN_CLR	No description provided for this bit field. 0: VBAT_EMPTY_INT_DISABLED 1: VBAT_EMPTY_INT_ENABLED
3 : 3	FIFO_UPDATE_DONE_INT_EN_CLR	No description provided for this bit field. 0: FIFO_UPDATE_DONE_INT_DISABLED 1: FIFO_UPDATE_DONE_INT_ENABLED
4 : 4	GOOD_OCV_INT_EN_CLR	No description provided for this bit field. 0: GOOD_OCV_INT_DISABLED 1: GOOD_OCV_INT_ENABLED
5 : 5	FSM_STAT_CHG_INT_EN_CLR	No description provided for this bit field. 0: FSM_STAT_CHG_INT_DISABLED 1: FSM_STAT_CHG_INT_ENABLED
6 : 6	QG_EVENT_INT_EN_CLR	No description provided for this bit field. 0: QG_EVENT_INT_DISABLED 1: QG_EVENT_INT_ENABLED

QGAUGE_INT_LATCHED_STS | 0x00004818

Type:Read

Reset: 0x00000000

Debug: Latched (Sticky) Interrupt. 1 indicates that the interrupt has triggered. Once the latched bit is set it can only be cleared by writing the clear bit.

Bits	Name	Description
0 : 0	BATTERY_MISSING_INT_LATCHED_STS	No description provided for this bit field. 0: BATTERY_MISSING_NO_INT_LATCHED 1: BATTERY_MISSING_INTERRUPT_LATCHED
1 : 1	VBAT_LOW_INT_LATCHED_STS	No description provided for this bit field. 0: VBAT_LOW_NO_INT_LATCHED 1: VBAT_LOW_INTERRUPT_LATCHED
2 : 2	VBAT_EMPTY_INT_LATCHED_STS	No description provided for this bit field. 0: VBAT_EMPTY_NO_INT_LATCHED 1: VBAT_EMPTY_INTERRUPT_LATCHED
3 : 3	FIFO_UPDATE_DONE_INT_LATCHED_STS	No description provided for this bit field. 0: FIFO_UPDATE_DONE_NO_INT_LATCHED 1: FIFO_UPDATE_DONE_INTERRUPT_LATCHED
4 : 4	GOOD_OCV_INT_LATCHED_STS	No description provided for this bit field. 0: GOOD_OCV_NO_INT_LATCHED 1: GOOD_OCV_INTERRUPT_LATCHED

Bits	Name	Description
5 : 5	FSM_STAT_CHG_INT_LATCHED_STS	No description provided for this bit field. 0: FSM_STAT_CHG_NO_INT_LATCHED 1: FSM_STAT_CHG_INTERRUPT_LATCHED
6 : 6	QG_EVENT_INT_LATCHED_STS	No description provided for this bit field. 0: QG_EVENT_NO_INT_LATCHED 1: QG_EVENT_INTERRUPT_LATCHED

QGAUGE_INT_PENDING_STS | 0x00004819

Type:Read

Reset: 0x00000000

Debug: Pending is set if interrupt has been sent but not cleared.

Bits	Name	Description
0 : 0	BATTERY_MISSING_INT_PENDING_STS	No description provided for this bit field. 0: BATTERY_MISSING_NO_INT_PENDING 1: BATTERY_MISSING_INTERRUPT_PENDING
1 : 1	VBAT_LOW_INT_PENDING_STS	No description provided for this bit field. 0: VBAT_LOW_NO_INT_PENDING 1: VBAT_LOW_INTERRUPT_PENDING
2 : 2	VBAT_EMPTY_INT_PENDING_STS	No description provided for this bit field. 0: VBAT_EMPTY_NO_INT_PENDING 1: VBAT_EMPTY_INTERRUPT_PENDING
3 : 3	FIFO_UPDATE_DONE_INT_PENDING_STS	No description provided for this bit field. 0: FIFO_UPDATE_DONE_NO_INT_PENDING 1: FIFO_UPDATE_DONE_INTERRUPT_PENDING
4 : 4	GOOD_OCV_INT_PENDING_STS	No description provided for this bit field. 0: GOOD_OCV_NO_INT_PENDING 1: GOOD_OCV_INTERRUPT_PENDING
5 : 5	FSM_STAT_CHG_INT_PENDING_STS	No description provided for this bit field. 0: FSM_STAT_CHG_NO_INT_PENDING 1: FSM_STAT_CHG_INTERRUPT_PENDING
6 : 6	QG_EVENT_INT_PENDING_STS	No description provided for this bit field. 0: QG_EVENT_NO_INT_PENDING 1: QG_EVENT_INTERRUPT_PENDING

QGAUGE_INT_MID_SEL | 0x0000481A

Type:Read/Write

Reset: 0x00000000

Selects the MID that will receive the interrupt

Bits	Name	Description
1 : 0	INT_MID_SEL	No description provided for this bit field. 0: MID0 1: MID1 2: MID2 3: MID3

QGAUGE_INT_PRIORITY | 0x0000481B

Type:Read/Write

Reset: 0x00000000

SR=0 A=1

Bits	Name	Description
0 : 0	RFU	No description provided for this bit field.

QGAUGE_QG_DATA_CTL1 | 0x00004841

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	MASTER_HOLD_OR_CLR	Master HOLD control bit for accumulator data, accumulator count, FIFO data and count 1 - A 0->1 transition freezes all accumulator data/count, FIFO data/count, and Q-Gauge FSM until this register bit is written back to 0. 0 - A 1->0 transition will clear the accumulator data/count, FIFO count and resume Q-Gauge FSM operation. 0: MASTER_HOLD_DISABLED 1: MASTER_HOLD_ENABLED

QGAUGE_QG_DATA_CTL2 | 0x00004842

Type:Read/Write

Reset: 0x00000000

Burst Average Data Hold Control register

Bits	Name	Description
0 : 0	BURST_AVG_HOLD_FOR_READ	Every time this register bit is written to a '1', the {LAST_BURST_AVG_V_DATA1[7:0], LAST_BURST_AVG_V_DATA0[7:0]} and {LAST_BURST_AVG_I_DATA1[7:0], LAST_BURST_AVG_I_DATA0[7:0]} data will be loaded to their shadow registers for read access. However, if this register is a '0', it will be free-running data for read access. 0: FREE_RUNNING 1: HOLD_DATA

QGAUGE_EN_CTL | 0x00004846

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 7	QG_EN	Enables QG module. When this bit is HIGH , the module requests a 32kHz clock for autonomous or override operations. 0: QG_DISABLED 1: QG_ENABLED

QGAUGE_CMN_ADC_CTL1 | 0x00004848

Type:Read/Write

Reset: 0x00000000

Settle Delay for Vbat and Ibat measurements

Bits	Name	Description
3 : 0	VBAT_HW_SETTLE_DELAY	Time between AMUX getting configured and the ADC starting conversion. Delay = 15us for value 0, 100us*(value) for 0<value<11, and 2ms*(value-10) otherwise 0: hw_settle_delay_15us 1: hw_settle_delay_100us 2: hw_settle_delay_200us 3: hw_settle_delay_300us 4: hw_settle_delay_400us 5: hw_settle_delay_500us 6: hw_settle_delay_600us 7: hw_settle_delay_700us 8: hw_settle_delay_800us 9: hw_settle_delay_900us 10: hw_settle_delay_1ms 11: hw_settle_delay_2ms 12: hw_settle_delay_4ms 13: hw_settle_delay_6ms 14: hw_settle_delay_8ms 15: hw_settle_delay_10ms
7 : 4	IBAT_HW_SETTLE_DELAY	Time between AMUX getting configured and the ADC starting conversion. Delay = 15us for value 0, 100us*(value) for 0<value<11, and 2ms*(value-10) otherwise 0: hw_settle_delay_15us 1: hw_settle_delay_100us 2: hw_settle_delay_200us 3: hw_settle_delay_300us 4: hw_settle_delay_400us 5: hw_settle_delay_500us 6: hw_settle_delay_600us 7: hw_settle_delay_700us 8: hw_settle_delay_800us 9: hw_settle_delay_900us 10: hw_settle_delay_1ms 11: hw_settle_delay_2ms 12: hw_settle_delay_4ms 13: hw_settle_delay_6ms 14: hw_settle_delay_8ms 15: hw_settle_delay_10ms

QGAUGE_CMN_ADC_CTL2 | 0x00004849

Type:Read/Write

Reset: 0x0000004A

No description provided for this register.

Bits	Name	Description
1 : 0	DEC_RATIO_SEL	Decimation ratio 0: DEC_RATIO_SHORT 1: DEC_RATIO_MEDIUM 2: DEC_RATIO_LONG
3 : 2	VBAT_CAL_SEL	Select calibration method 0: No_cal 1: ratio_cal 2: abs_cal
4 : 4	VBAT_CAL_VAL	Select calibration values 0: timer_cal 1: new_cal
6 : 5	IBAT_CAL_SEL	Select calibration method 0: No_cal 1: ratio_cal 2: abs_cal
7 : 7	IBAT_CAL_VAL	Select calibration values 0: timer_cal 1: new_cal

QGAUGE_VBAT_EMPTY_THRESHOLD | 0x0000484B

Type:Read/Write

Reset: 0x00000040

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	VBAT_EMPTY threshold setting. The LSB size is ~49.92mV.

QGAUGE_VBAT_LOW_THRESHOLD | 0x0000484C

Type:Read/Write

Reset: 0x00000044

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	VBAT_LOW threshold setting. The LSB size is ~49.92mV.

QGAUGE_VBAT_COMP_HYST | 0x0000484D**Type:**Read/Write**Reset:** 0x00000002

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	The hysteresis settings for both VBAT_EMPTY and VBAT_LOW comparison. This setting is defined as a voltage delta above the VBAT_EMPTY_THRESHOLD and VBAT_LOW_THRESHOLD. The LSB size is ~49.92mV.

QGAUGE_BAT_GONE_DEB_CTL | 0x0000484E**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Qualcomm
Confidential - May Contain Trade Secrets
2025-12-26 07:07:13 GMT
wangguanran@meigsmart.com

Bits	Name	Description
3 : 0	BAT_PRES_DEB	Battery present debouncer timing (unit: 200kHz Clock Cycle) The debounce time = 16*BAT_PRES_DEB 200kHz clock cycles A maximum 8 clock cycle uncertainty shall be expected on top of each programmed value. For example: 0: 8 - 16 clocks 1: 16 - 24 clocks 15: 480 - 488 clocks 0: DEB_0_US 1: DEB_80_US 2: DEB_160_US 3: DEB_240_US 4: DEB_320_US 5: DEB_400_US 6: DEB_480_US 7: DEB_560_US 8: DEB_640_US 9: DEB_720_US 10: DEB_800_US 11: DEB_880_US 12: DEB_960_US 13: DEB_1040_US 14: DEB_1120_US 15: DEB_1200_US
7 : 4	BAT_GONE_DEB	Battery removal debouncer timing (unit: 200kHz Clock Cycle) The debounce time = 16*BAT_PRES_DEB 200kHz sleep clock cycles A maximum 8 clock cycle uncertainty shall be expected on top of each programmed value. For example: 0: 8 - 16 clocks 1: 16 - 24 clocks 15: 480 - 488 clocks 0: DEB_0_US 1: DEB_80_US 2: DEB_160_US 3: DEB_240_US 4: DEB_320_US 5: DEB_400_US 6: DEB_480_US 7: DEB_560_US 8: DEB_640_US 9: DEB_720_US 10: DEB_800_US 11: DEB_880_US 12: DEB_960_US 13: DEB_1040_US 14: DEB_1120_US 15: DEB_1200_US

QGAUGE_ZERO_IBAT_OFFSET_CTL | 0x0000484F**Type:**Read/Write**Reset:** 0x000000FE

No description provided for this register.

Bits	Name	Description
6 : 0	OFFSET	When the measured IBAT is below this offset, the Q-Gauge considers the battery current is negative, i.e., being charged. This register field is a 7-bit 2's complementary number, and LSB size is ~610uA.
7 : 7	EN	1 - Enable the zero-IBAT offset control; 0 - Disable the zero-IBAT offset control 0: IBAT_CHARGING_COND_DIS 1: IBAT_CHARGING_COND_EN

QGAUGE_S2_NORMAL_MEAS_CTL2 | 0x00004851**Type:**Read/Write**Reset:** 0x00000026

Voltage and current measurement sample average setting for S2

Bits	Name	Description
2 : 0	NUM_OF_ACCUM	Number of ADC accumulation before filling a FIFO buffer in S2_NORMAL state. If value=0, accum_cnt=0; else accum_cnt=2^(value+1). 0: S2_ACCUM_NUM_0 1: S2_ACCUM_NUM_4 2: S2_ACCUM_NUM_8 3: S2_ACCUM_NUM_16 4: S2_ACCUM_NUM_32 5: S2_ACCUM_NUM_64 6: S2_ACCUM_NUM_128 7: S2_ACCUM_NUM_256

Bits	Name	Description
5 : 3	FIFO_LENGTH	Defines how many FIFO buffers need to be populated before raising the FIFO_UPDATE_DONE interrupt in the S2_NORMAL state. This effectively is an indirect way to specify the time interval between two SOC evaluations by software in the S2 state. 0: S2_FIFO_LENGTH_1 1: S2_FIFO_LENGTH_2 2: S2_FIFO_LENGTH_3 3: S2_FIFO_LENGTH_4 4: S2_FIFO_LENGTH_5 5: S2_FIFO_LENGTH_6 6: S2_FIFO_LENGTH_7 7: S2_FIFO_LENGTH_8

QGAUGE_S2_NORMAL_MEAS_CTL3 | 0x00004852

Type:Read/Write

Reset: 0x0000000A

Voltage and current measurement sample average setting for S2

Qualcomm
Confidential - May Contain Trade Secrets
2025-12-26 07:07:13 GMT
wangguanran@meigsmart.com

Bits	Name	Description
7 : 0	ACCUM_INTERVAL	Defines the time interval in ms between ADC accumulations in S2_NORMAL state. This is basically the sampling interval (ts) of the ADC measurements 0: S2_ACCUM_INTERVAL_0ms 1: S2_ACCUM_INTERVAL_10ms 2: S2_ACCUM_INTERVAL_20ms 3: S2_ACCUM_INTERVAL_30ms 4: S2_ACCUM_INTERVAL_40ms 5: S2_ACCUM_INTERVAL_50ms 6: S2_ACCUM_INTERVAL_60ms 7: S2_ACCUM_INTERVAL_70ms 8: S2_ACCUM_INTERVAL_80ms 9: S2_ACCUM_INTERVAL_90ms 10: S2_ACCUM_INTERVAL_100ms 11: S2_ACCUM_INTERVAL_110ms 12: S2_ACCUM_INTERVAL_120ms 13: S2_ACCUM_INTERVAL_130ms 14: S2_ACCUM_INTERVAL_140ms 15: S2_ACCUM_INTERVAL_150ms 16: S2_ACCUM_INTERVAL_160ms 17: S2_ACCUM_INTERVAL_170ms 18: S2_ACCUM_INTERVAL_180ms 19: S2_ACCUM_INTERVAL_190ms 20: S2_ACCUM_INTERVAL_200ms 21: S2_ACCUM_INTERVAL_210ms 22: S2_ACCUM_INTERVAL_220ms 23: S2_ACCUM_INTERVAL_230ms 24: S2_ACCUM_INTERVAL_240ms 25: S2_ACCUM_INTERVAL_250ms 26: S2_ACCUM_INTERVAL_260ms 27: S2_ACCUM_INTERVAL_270ms 28: S2_ACCUM_INTERVAL_280ms 29: S2_ACCUM_INTERVAL_290ms 30: S2_ACCUM_INTERVAL_300ms 31: S2_ACCUM_INTERVAL_310ms 32: S2_ACCUM_INTERVAL_320ms 33: S2_ACCUM_INTERVAL_330ms 34: S2_ACCUM_INTERVAL_340ms 35: S2_ACCUM_INTERVAL_350ms 36: S2_ACCUM_INTERVAL_360ms 37: S2_ACCUM_INTERVAL_370ms 38: S2_ACCUM_INTERVAL_380ms 39: S2_ACCUM_INTERVAL_390ms 40: S2_ACCUM_INTERVAL_400ms 41: S2_ACCUM_INTERVAL_410ms 42: S2_ACCUM_INTERVAL_420ms 43: S2_ACCUM_INTERVAL_430ms 44: S2_ACCUM_INTERVAL_440ms 45: S2_ACCUM_INTERVAL_450ms 46: S2_ACCUM_INTERVAL_460ms 47: S2_ACCUM_INTERVAL_470ms 48: S2_ACCUM_INTERVAL_480ms 49: S2_ACCUM_INTERVAL_490ms 50: S2_ACCUM_INTERVAL_500ms 51: S2_ACCUM_INTERVAL_510ms 52: S2_ACCUM_INTERVAL_520ms 53: S2_ACCUM_INTERVAL_530ms 54: S2_ACCUM_INTERVAL_540ms

Bits	Name	Description
7 : 0	ACCUM_INTERVAL	55: S2_ACCUM_INTERVAL_550ms 56: S2_ACCUM_INTERVAL_560ms 57: S2_ACCUM_INTERVAL_570ms 58: S2_ACCUM_INTERVAL_580ms 59: S2_ACCUM_INTERVAL_590ms 60: S2_ACCUM_INTERVAL_600ms 61: S2_ACCUM_INTERVAL_610ms 62: S2_ACCUM_INTERVAL_620ms 63: S2_ACCUM_INTERVAL_630ms 64: S2_ACCUM_INTERVAL_640ms 65: S2_ACCUM_INTERVAL_650ms 66: S2_ACCUM_INTERVAL_660ms 67: S2_ACCUM_INTERVAL_670ms 68: S2_ACCUM_INTERVAL_680ms 69: S2_ACCUM_INTERVAL_690ms 70: S2_ACCUM_INTERVAL_700ms 71: S2_ACCUM_INTERVAL_710ms 72: S2_ACCUM_INTERVAL_720ms 73: S2_ACCUM_INTERVAL_730ms 74: S2_ACCUM_INTERVAL_740ms 75: S2_ACCUM_INTERVAL_750ms 76: S2_ACCUM_INTERVAL_760ms 77: S2_ACCUM_INTERVAL_770ms 78: S2_ACCUM_INTERVAL_780ms 79: S2_ACCUM_INTERVAL_790ms 80: S2_ACCUM_INTERVAL_800ms 81: S2_ACCUM_INTERVAL_810ms 82: S2_ACCUM_INTERVAL_820ms 83: S2_ACCUM_INTERVAL_830ms 84: S2_ACCUM_INTERVAL_840ms 85: S2_ACCUM_INTERVAL_850ms 86: S2_ACCUM_INTERVAL_860ms 87: S2_ACCUM_INTERVAL_870ms 88: S2_ACCUM_INTERVAL_880ms 89: S2_ACCUM_INTERVAL_890ms 90: S2_ACCUM_INTERVAL_900ms 91: S2_ACCUM_INTERVAL_910ms 92: S2_ACCUM_INTERVAL_920ms 93: S2_ACCUM_INTERVAL_930ms 94: S2_ACCUM_INTERVAL_940ms 95: S2_ACCUM_INTERVAL_950ms 96: S2_ACCUM_INTERVAL_960ms 97: S2_ACCUM_INTERVAL_970ms 98: S2_ACCUM_INTERVAL_980ms 99: S2_ACCUM_INTERVAL_990ms 100: S2_ACCUM_INTERVAL_1000ms 101: S2_ACCUM_INTERVAL_1010ms 102: S2_ACCUM_INTERVAL_1020ms 103: S2_ACCUM_INTERVAL_1030ms 104: S2_ACCUM_INTERVAL_1040ms 105: S2_ACCUM_INTERVAL_1050ms 106: S2_ACCUM_INTERVAL_1060ms 107: S2_ACCUM_INTERVAL_1070ms 108: S2_ACCUM_INTERVAL_1080ms 109: S2_ACCUM_INTERVAL_1090ms

Bits	Name	Description
7 : 0	ACCUM_INTERVAL	110: S2_ACCUM_INTERVAL_1100ms 111: S2_ACCUM_INTERVAL_1110ms 112: S2_ACCUM_INTERVAL_1120ms 113: S2_ACCUM_INTERVAL_1130ms 114: S2_ACCUM_INTERVAL_1140ms 115: S2_ACCUM_INTERVAL_1150ms 116: S2_ACCUM_INTERVAL_1160ms 117: S2_ACCUM_INTERVAL_1170ms 118: S2_ACCUM_INTERVAL_1180ms 119: S2_ACCUM_INTERVAL_1190ms 120: S2_ACCUM_INTERVAL_1200ms 121: S2_ACCUM_INTERVAL_1210ms 122: S2_ACCUM_INTERVAL_1220ms 123: S2_ACCUM_INTERVAL_1230ms 124: S2_ACCUM_INTERVAL_1240ms 125: S2_ACCUM_INTERVAL_1250ms 126: S2_ACCUM_INTERVAL_1260ms 127: S2_ACCUM_INTERVAL_1270ms 128: S2_ACCUM_INTERVAL_1280ms 129: S2_ACCUM_INTERVAL_1290ms 130: S2_ACCUM_INTERVAL_1300ms 131: S2_ACCUM_INTERVAL_1310ms 132: S2_ACCUM_INTERVAL_1320ms 133: S2_ACCUM_INTERVAL_1330ms 134: S2_ACCUM_INTERVAL_1340ms 135: S2_ACCUM_INTERVAL_1350ms 136: S2_ACCUM_INTERVAL_1360ms 137: S2_ACCUM_INTERVAL_1370ms 138: S2_ACCUM_INTERVAL_1380ms 139: S2_ACCUM_INTERVAL_1390ms 140: S2_ACCUM_INTERVAL_1400ms 141: S2_ACCUM_INTERVAL_1410ms 142: S2_ACCUM_INTERVAL_1420ms 143: S2_ACCUM_INTERVAL_1430ms 144: S2_ACCUM_INTERVAL_1440ms 145: S2_ACCUM_INTERVAL_1450ms 146: S2_ACCUM_INTERVAL_1460ms 147: S2_ACCUM_INTERVAL_1470ms 148: S2_ACCUM_INTERVAL_1480ms 149: S2_ACCUM_INTERVAL_1490ms 150: S2_ACCUM_INTERVAL_1500ms 151: S2_ACCUM_INTERVAL_1510ms 152: S2_ACCUM_INTERVAL_1520ms 153: S2_ACCUM_INTERVAL_1530ms 154: S2_ACCUM_INTERVAL_1540ms 155: S2_ACCUM_INTERVAL_1550ms 156: S2_ACCUM_INTERVAL_1560ms 157: S2_ACCUM_INTERVAL_1570ms 158: S2_ACCUM_INTERVAL_1580ms 159: S2_ACCUM_INTERVAL_1590ms 160: S2_ACCUM_INTERVAL_1600ms 161: S2_ACCUM_INTERVAL_1610ms 162: S2_ACCUM_INTERVAL_1620ms 163: S2_ACCUM_INTERVAL_1630ms 164: S2_ACCUM_INTERVAL_1640ms

Bits	Name	Description
7 : 0	ACCUM_INTERVAL	165: S2_ACCUM_INTERVAL_1650ms 166: S2_ACCUM_INTERVAL_1660ms 167: S2_ACCUM_INTERVAL_1670ms 168: S2_ACCUM_INTERVAL_1680ms 169: S2_ACCUM_INTERVAL_1690ms 170: S2_ACCUM_INTERVAL_1700ms 171: S2_ACCUM_INTERVAL_1710ms 172: S2_ACCUM_INTERVAL_1720ms 173: S2_ACCUM_INTERVAL_1730ms 174: S2_ACCUM_INTERVAL_1740ms 175: S2_ACCUM_INTERVAL_1750ms 176: S2_ACCUM_INTERVAL_1760ms 177: S2_ACCUM_INTERVAL_1770ms 178: S2_ACCUM_INTERVAL_1780ms 179: S2_ACCUM_INTERVAL_1790ms 180: S2_ACCUM_INTERVAL_1800ms 181: S2_ACCUM_INTERVAL_1810ms 182: S2_ACCUM_INTERVAL_1820ms 183: S2_ACCUM_INTERVAL_1830ms 184: S2_ACCUM_INTERVAL_1840ms 185: S2_ACCUM_INTERVAL_1850ms 186: S2_ACCUM_INTERVAL_1860ms 187: S2_ACCUM_INTERVAL_1870ms 188: S2_ACCUM_INTERVAL_1880ms 189: S2_ACCUM_INTERVAL_1890ms 190: S2_ACCUM_INTERVAL_1900ms 191: S2_ACCUM_INTERVAL_1910ms 192: S2_ACCUM_INTERVAL_1920ms 193: S2_ACCUM_INTERVAL_1930ms 194: S2_ACCUM_INTERVAL_1940ms 195: S2_ACCUM_INTERVAL_1950ms 196: S2_ACCUM_INTERVAL_1960ms 197: S2_ACCUM_INTERVAL_1970ms 198: S2_ACCUM_INTERVAL_1980ms 199: S2_ACCUM_INTERVAL_1990ms 200: S2_ACCUM_INTERVAL_2000ms 201: S2_ACCUM_INTERVAL_2010ms 202: S2_ACCUM_INTERVAL_2020ms 203: S2_ACCUM_INTERVAL_2030ms 204: S2_ACCUM_INTERVAL_2040ms 205: S2_ACCUM_INTERVAL_2050ms 206: S2_ACCUM_INTERVAL_2060ms 207: S2_ACCUM_INTERVAL_2070ms 208: S2_ACCUM_INTERVAL_2080ms 209: S2_ACCUM_INTERVAL_2090ms 210: S2_ACCUM_INTERVAL_2100ms 211: S2_ACCUM_INTERVAL_2110ms 212: S2_ACCUM_INTERVAL_2120ms 213: S2_ACCUM_INTERVAL_2130ms 214: S2_ACCUM_INTERVAL_2140ms 215: S2_ACCUM_INTERVAL_2150ms 216: S2_ACCUM_INTERVAL_2160ms 217: S2_ACCUM_INTERVAL_2170ms 218: S2_ACCUM_INTERVAL_2180ms 219: S2_ACCUM_INTERVAL_2190ms

Bits	Name	Description
7 : 0	ACCUM_INTERVAL	220: S2_ACCUM_INTERVAL_2200ms 221: S2_ACCUM_INTERVAL_2210ms 222: S2_ACCUM_INTERVAL_2220ms 223: S2_ACCUM_INTERVAL_2230ms 224: S2_ACCUM_INTERVAL_2240ms 225: S2_ACCUM_INTERVAL_2250ms 226: S2_ACCUM_INTERVAL_2260ms 227: S2_ACCUM_INTERVAL_2270ms 228: S2_ACCUM_INTERVAL_2280ms 229: S2_ACCUM_INTERVAL_2290ms 230: S2_ACCUM_INTERVAL_2300ms 231: S2_ACCUM_INTERVAL_2310ms 232: S2_ACCUM_INTERVAL_2320ms 233: S2_ACCUM_INTERVAL_2330ms 234: S2_ACCUM_INTERVAL_2340ms 235: S2_ACCUM_INTERVAL_2350ms 236: S2_ACCUM_INTERVAL_2360ms 237: S2_ACCUM_INTERVAL_2370ms 238: S2_ACCUM_INTERVAL_2380ms 239: S2_ACCUM_INTERVAL_2390ms 240: S2_ACCUM_INTERVAL_2400ms 241: S2_ACCUM_INTERVAL_2410ms 242: S2_ACCUM_INTERVAL_2420ms 243: S2_ACCUM_INTERVAL_2430ms 244: S2_ACCUM_INTERVAL_2440ms 245: S2_ACCUM_INTERVAL_2450ms 246: S2_ACCUM_INTERVAL_2460ms 247: S2_ACCUM_INTERVAL_2470ms 248: S2_ACCUM_INTERVAL_2480ms 249: S2_ACCUM_INTERVAL_2490ms 250: S2_ACCUM_INTERVAL_2500ms 251: S2_ACCUM_INTERVAL_2510ms 252: S2_ACCUM_INTERVAL_2520ms 253: S2_ACCUM_INTERVAL_2530ms 254: S2_ACCUM_INTERVAL_2540ms

QGAUGE_S2_NORMAL_ADC_CTL1 | 0x00004853

Type:Read/Write

Reset: 0x00000002

No description provided for this register.

Bits	Name	Description
2 : 0	SAMPLE_AVG	Select number of average samples in one ADC conversion. 0: S2_SAMPLE_AVG_1 1: S2_SAMPLE_AVG_2 2: S2_SAMPLE_AVG_4 3: S2_SAMPLE_AVG_8 4: S2_SAMPLE_AVG_16

QGAUGE_S3_SLEEP_OCV_MEAS_CTL1 | 0x00004856**Type:**Read/Write**Reset:** 0x0000000F

No description provided for this register.

Bits	Name	Description
0 : 0	S3_SLEEP_OCV_IBAT_EXIT_COND_EN	Enables S3_SLEEP_OCV_IBAT monitoring in S3 state so QG exit S3 state upon dis-qualified S3_SLEEP_OCV_IBAT. This field only applies when S3_SLEEP_OCV_TRAN_COND_CTL is set to 1. 0: S3_SLEEP_OCV_IBAT_EXIT_COND_DISABLED 1: S3_SLEEP_OCV_IBAT_EXIT_COND_ENABLED
1 : 1	S3_SLEEP_OCV_TIMER_EN	Enables OCV TIMER expiry to transition from S3 to S2. This field only applies when S3_SLEEP_OCV_TRAN_COND_CTL is set to 1. This field only applies when S3_SLEEP_OCV_TRAN_COND_CTL is set to 1. 0: S3_SLEEP_OCV_TIMER_DISABLED 1: S3_SLEEP_OCV_TIMER_ENABLED
2 : 2	S3_SLEEP_OCV_TRANS_UPON_IBAT	Sets the QG S2 and S3 transition (both entry and exit) condition to reply on either sys_sleep_sw (if set to '0') OR qualified S3_SLEEP_OCV IBAT (if set to '1') 0: USE_SYS_SLEEP_SW 1: USE_S3_SLEEP_OCV_IBAT
3 : 3	S3_SLEEP_OCV_EXIT_ON_CHARGING	Enable the QG to transit from S3 to S2 upon charging condition. 0: S3_SLEEP_OCV_EXIT_ON_CHARGING_DISABLED 1: S3_SLEEP_OCV_EXIT_ON_CHARGING_ENABLED

QGAUGE_S3_SLEEP_OCV_MEAS_CTL3 | 0x00004858**Type:**Read/Write**Reset:** 0x00000089

No description provided for this register.

Bits	Name	Description
5 : 0	IBAT_CHECK_PERIOD	S3 time to periodically read and compare IBAT value with IBAT_SLEEP_THRESHOLD for transitioning from S3 to S2 0: S3_IBAT_CHECK_PERIOD_2SEC 1: S3_IBAT_CHECK_PERIOD_4SEC 2: S3_IBAT_CHECK_PERIOD_6SEC 3: S3_IBAT_CHECK_PERIOD_8SEC 4: S3_IBAT_CHECK_PERIOD_10SEC 5: S3_IBAT_CHECK_PERIOD_12SEC 6: S3_IBAT_CHECK_PERIOD_14SEC 7: S3_IBAT_CHECK_PERIOD_16SEC 8: S3_IBAT_CHECK_PERIOD_18SEC 9: S3_IBAT_CHECK_PERIOD_20SEC 10: S3_IBAT_CHECK_PERIOD_22SEC 11: S3_IBAT_CHECK_PERIOD_24SEC 12: S3_IBAT_CHECK_PERIOD_26SEC 13: S3_IBAT_CHECK_PERIOD_28SEC 14: S3_IBAT_CHECK_PERIOD_30SEC 15: S3_IBAT_CHECK_PERIOD_32SEC 16: S3_IBAT_CHECK_PERIOD_34SEC 17: S3_IBAT_CHECK_PERIOD_36SEC 18: S3_IBAT_CHECK_PERIOD_38SEC 19: S3_IBAT_CHECK_PERIOD_40SEC 20: S3_IBAT_CHECK_PERIOD_42SEC 21: S3_IBAT_CHECK_PERIOD_44SEC 22: S3_IBAT_CHECK_PERIOD_46SEC 23: S3_IBAT_CHECK_PERIOD_48SEC 24: S3_IBAT_CHECK_PERIOD_50SEC 25: S3_IBAT_CHECK_PERIOD_52SEC 26: S3_IBAT_CHECK_PERIOD_54SEC 27: S3_IBAT_CHECK_PERIOD_56SEC 28: S3_IBAT_CHECK_PERIOD_58SEC 29: S3_IBAT_CHECK_PERIOD_60SEC 30: S3_IBAT_CHECK_PERIOD_62SEC 31: S3_IBAT_CHECK_PERIOD_64SEC 32: S3_IBAT_CHECK_PERIOD_66SEC 33: S3_IBAT_CHECK_PERIOD_68SEC 34: S3_IBAT_CHECK_PERIOD_70SEC 35: S3_IBAT_CHECK_PERIOD_72SEC 36: S3_IBAT_CHECK_PERIOD_74SEC 37: S3_IBAT_CHECK_PERIOD_76SEC 38: S3_IBAT_CHECK_PERIOD_78SEC 39: S3_IBAT_CHECK_PERIOD_80SEC 40: S3_IBAT_CHECK_PERIOD_82SEC 41: S3_IBAT_CHECK_PERIOD_84SEC 42: S3_IBAT_CHECK_PERIOD_86SEC 43: S3_IBAT_CHECK_PERIOD_88SEC 44: S3_IBAT_CHECK_PERIOD_90SEC 45: S3_IBAT_CHECK_PERIOD_92SEC 46: S3_IBAT_CHECK_PERIOD_94SEC 47: S3_IBAT_CHECK_PERIOD_96SEC 48: S3_IBAT_CHECK_PERIOD_98SEC 49: S3_IBAT_CHECK_PERIOD_100SEC 50: S3_IBAT_CHECK_PERIOD_102SEC 51: S3_IBAT_CHECK_PERIOD_104SEC 52: S3_IBAT_CHECK_PERIOD_106SEC 53: S3_IBAT_CHECK_PERIOD_108SEC 54: S3_IBAT_CHECK_PERIOD_110SEC

Bits	Name	Description
5 : 0	IBAT_CHECK_PERIOD	55: S3_IBAT_CHECK_PERIOD_112SEC 56: S3_IBAT_CHECK_PERIOD_114SEC 57: S3_IBAT_CHECK_PERIOD_116SEC 58: S3_IBAT_CHECK_PERIOD_118SEC 59: S3_IBAT_CHECK_PERIOD_120SEC 60: S3_IBAT_CHECK_PERIOD_122SEC 61: S3_IBAT_CHECK_PERIOD_124SEC 62: S3_IBAT_CHECK_PERIOD_126SEC
7 : 6	VBAT_MEAS_INTERVAL	Defines the time interval between VBAT measurements in S3 SLEEP_OCV state. This time interval is multiple of IBAT_CHECK_PERIOD 0: S3_IBAT_CHECK_PERIOD_X_1 1: S3_IBAT_CHECK_PERIOD_X_2 2: S3_IBAT_CHECK_PERIOD_X_4 3: S3_IBAT_CHECK_PERIOD_X_8

QGAUGE_S3_SLEEP_OCV_MEAS_CTL4 | 0x00004859

Type:Read/Write

Reset: 0x00000003

No description provided for this register.

Bits	Name	Description
2 : 0	S3_SLEEP_OCV_TIMER	S3 Timer value (2+4*x minutes) for transitioning from S3 to S2 if no GOOD_OCV in this entire time interval (reset on GOOD_OCV) 0: S3_SLEEP_OCV_TIMER_2MIN 1: S3_SLEEP_OCV_TIMER_6MIN 2: S3_SLEEP_OCV_TIMER_10MIN 3: S3_SLEEP_OCV_TIMER_14MIN 4: S3_SLEEP_OCV_TIMER_18MIN 5: S3_SLEEP_OCV_TIMER_22MIN 6: S3_SLEEP_OCV_TIMER_26MIN 7: S3_SLEEP_OCV_TIMER_30MIN

QGAUGE_S3_SLEEP_OCV_ADC_CTL1 | 0x0000485A

Type:Read/Write

Reset: 0x00000004

No description provided for this register.

Bits	Name	Description
2 : 0	SAMPLE_AVG	Select number of average samples in one ADC conversion. 0: S3_SAMPLE_AVG_1 1: S3_SAMPLE_AVG_2 2: S3_SAMPLE_AVG_4 3: S3_SAMPLE_AVG_8 4: S3_SAMPLE_AVG_16

QGAUGE_S3_SLEEP_OCV_TREND_CTL2 | 0x0000485C

Type:Read/Write

Reset: 0x00000006

No description provided for this register.

Qualcomm
 Confidential - May Contain Trade Secrets
 2025-12-26 07:07:13 GMT
 wangguanran@meigsmart.com

Bits	Name	Description
5 : 0	TREND_TOL	OCV detection error tolerance. LSB size is around 195uV. 0: S3_SLEEP_OCV_TREND_TOL_0UV 1: S3_SLEEP_OCV_TREND_TOL_195UV 2: S3_SLEEP_OCV_TREND_TOL_389UV 3: S3_SLEEP_OCV_TREND_TOL_584UV 4: S3_SLEEP_OCV_TREND_TOL_779UV 5: S3_SLEEP_OCV_TREND_TOL_973UV 6: S3_SLEEP_OCV_TREND_TOL_1168UV 7: S3_SLEEP_OCV_TREND_TOL_1362UV 8: S3_SLEEP_OCV_TREND_TOL_1557UV 9: S3_SLEEP_OCV_TREND_TOL_1752UV 10: S3_SLEEP_OCV_TREND_TOL_1946UV 11: S3_SLEEP_OCV_TREND_TOL_2141UV 12: S3_SLEEP_OCV_TREND_TOL_2336UV 13: S3_SLEEP_OCV_TREND_TOL_2530UV 14: S3_SLEEP_OCV_TREND_TOL_2725UV 15: S3_SLEEP_OCV_TREND_TOL_2920UV 16: S3_SLEEP_OCV_TREND_TOL_3114UV 17: S3_SLEEP_OCV_TREND_TOL_3309UV 18: S3_SLEEP_OCV_TREND_TOL_3503UV 19: S3_SLEEP_OCV_TREND_TOL_3698UV 20: S3_SLEEP_OCV_TREND_TOL_3893UV 21: S3_SLEEP_OCV_TREND_TOL_4087UV 22: S3_SLEEP_OCV_TREND_TOL_4282UV 23: S3_SLEEP_OCV_TREND_TOL_4477UV 24: S3_SLEEP_OCV_TREND_TOL_4671UV 25: S3_SLEEP_OCV_TREND_TOL_4866UV 26: S3_SLEEP_OCV_TREND_TOL_5061UV 27: S3_SLEEP_OCV_TREND_TOL_5255UV 28: S3_SLEEP_OCV_TREND_TOL_5450UV 29: S3_SLEEP_OCV_TREND_TOL_5644UV 30: S3_SLEEP_OCV_TREND_TOL_5839UV 31: S3_SLEEP_OCV_TREND_TOL_6034UV 32: S3_SLEEP_OCV_TREND_TOL_6228UV 33: S3_SLEEP_OCV_TREND_TOL_6423UV 34: S3_SLEEP_OCV_TREND_TOL_6618UV 35: S3_SLEEP_OCV_TREND_TOL_6812UV 36: S3_SLEEP_OCV_TREND_TOL_7007UV 37: S3_SLEEP_OCV_TREND_TOL_7202UV 38: S3_SLEEP_OCV_TREND_TOL_7396UV 39: S3_SLEEP_OCV_TREND_TOL_7591UV 40: S3_SLEEP_OCV_TREND_TOL_7785UV 41: S3_SLEEP_OCV_TREND_TOL_7980UV 42: S3_SLEEP_OCV_TREND_TOL_8175UV 43: S3_SLEEP_OCV_TREND_TOL_8369UV 44: S3_SLEEP_OCV_TREND_TOL_8564UV 45: S3_SLEEP_OCV_TREND_TOL_8759UV 46: S3_SLEEP_OCV_TREND_TOL_8953UV 47: S3_SLEEP_OCV_TREND_TOL_9148UV 48: S3_SLEEP_OCV_TREND_TOL_9343UV 49: S3_SLEEP_OCV_TREND_TOL_9537UV 50: S3_SLEEP_OCV_TREND_TOL_9732UV 51: S3_SLEEP_OCV_TREND_TOL_9926UV 52: S3_SLEEP_OCV_TREND_TOL_10121UV 53: S3_SLEEP_OCV_TREND_TOL_10316UV 54: S3_SLEEP_OCV_TREND_TOL_10510UV

Bits	Name	Description
5 : 0	TREND_TOL	55: S3_SLEEP_OCV_TREND_TOL_10705UV 56: S3_SLEEP_OCV_TREND_TOL_10900UV 57: S3_SLEEP_OCV_TREND_TOL_11094UV 58: S3_SLEEP_OCV_TREND_TOL_11289UV 59: S3_SLEEP_OCV_TREND_TOL_11484UV 60: S3_SLEEP_OCV_TREND_TOL_11678UV 61: S3_SLEEP_OCV_TREND_TOL_11873UV 62: S3_SLEEP_OCV_TREND_TOL_12067UV

QGAUGE_S3_SLEEP_OCV_IBAT_CTL1 | 0x0000485D

Type:Read/Write

Reset: 0x00000002

No description provided for this register.

Bits	Name	Description
2 : 0	SLEEP_IBAT_QUALIFIED_LENGTH	set the consecutive number of IBAT averages below S3_SLEEP_OCV_IBAT_THRESHOLD in S2_NORMAL state before transitioning to S3_SLEEP_OCV state 0: SLEEP_IBAT_QUAL_LENGTH_1 1: SLEEP_IBAT_QUAL_LENGTH_2 2: SLEEP_IBAT_QUAL_LENGTH_3 3: SLEEP_IBAT_QUAL_LENGTH_4 4: SLEEP_IBAT_QUAL_LENGTH_5 5: SLEEP_IBAT_QUAL_LENGTH_6 6: SLEEP_IBAT_QUAL_LENGTH_7 7: SLEEP_IBAT_QUAL_LENGTH_8

QGAUGE_S3_SLEEP_OCV_ENTRY_IBAT_THRESHOLD | 0x0000485E

Type:Read/Write

Reset: 0x00000011

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	the current threshold for entering S3_SLEEP_OCV state from S2_NORMAL state. The LSB size is about 610uA/bit.

Type:Read/Write**Reset:** 0x00000021

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	the current threshold delta for exiting S3_SLEEP_OCV state. It is defined as a current delta above S3_SLEEP_OCV_ENTRY_IBAT_THRESHOLD. The LSB size is about 610uA/bit.

QGAUGE_S7_PON_OCV_MEAS_CTL1 | 0x00004864

Type:Read/Write**Reset:** 0x00000041

No description provided for this register.

Bits	Name	Description
3 : 0	ADC_CONV_DLY	Delay (if value=0,delay=0,else delay=2^(value-1)) prior to measurement for initial OCV state (S7). 0: S7_ADC_CONV_DLY_0ms 1: S7_ADC_CONV_DLY_1ms 2: S7_ADC_CONV_DLY_2ms 3: S7_ADC_CONV_DLY_4ms 4: S7_ADC_CONV_DLY_8ms 5: S7_ADC_CONV_DLY_16ms 6: S7_ADC_CONV_DLY_32ms 7: S7_ADC_CONV_DLY_64ms 8: S7_ADC_CONV_DLY_128ms 9: S7_ADC_CONV_DLY_256ms 10: S7_ADC_CONV_DLY_512ms 11: S7_ADC_CONV_DLY_1024ms 12: S7_ADC_CONV_DLY_2048ms 13: S7_ADC_CONV_DLY_4196ms 14: S7_ADC_CONV_DLY_8192ms 15: S7_ADC_CONV_DLY_16384ms
6 : 6	ALLOW_CHARGING_PAUSE	Setting this bit to allow QG generate charging pause request in S7_PON_OCV state while charger is presented, otherwise, QG won't generate such request at all in S7_PON_OCV state. 0: S7_CHARGING_PAUSE_DISALLOWED 1: S7_CHARGING_PAUSE_ALLOWED

QGAUGE_S7_PON_OCV_ADC_CTL1 | 0x00004865**Type:**Read/Write**Reset:** 0x00000004

No description provided for this register.

Bits	Name	Description
2 : 0	SAMPLE_AVG	Select number of samples to use for an ADC conversion. 0: S7_SAMPLE_AVG_1 1: S7_SAMPLE_AVG_2 2: S7_SAMPLE_AVG_4 3: S7_SAMPLE_AVG_8 4: S7_SAMPLE_AVG_16

QGAUGE_ESR_MEAS_TRIG | 0x00004868**Type:**Write**Reset:** 0x00000000

Settings for ESR interleaved V and I measurements

Bits	Name	Description
0 : 0	HW_ESR_MEAS_START	Set this bit to initiate HW controlled ESR pulse and measurements 0: HW_ESR_MEAS_DISABLED 1: HW_ESR_MEAS_ENABLED
5 : 5	SW_ESR_CONT_MEAS_START	Set this bit to trigger both pre-ESR and post-ESR V & I readings one after the other with ESR_V_AND_I_TIME_DELTA delay inbetween readings 0: SW_ESR_CONT_MEAS_DISABLED 1: SW_ESR_CONT_MEAS_ENABLED
6 : 6	SW_POST_ESR_MEAS_START	Set this bit to initiate the post-ESR interleaved readings for V and I during the ESR pulse 0: SW_POST_ESR_MEAS_DISABLED 1: SW_POST_ESR_MEAS_ENABLED
7 : 7	SW_PRE_ESR_MEAS_START	Set this bit to initiate the pre-ESR interleaved readings for V and I before the ESR pulse 0: SW_PRE_ESR_MEAS_DISABLED 1: SW_PRE_ESR_MEAS_ENABLED

QGAUGE_ESR_MEAS_CTL1 | 0x00004869**Type:**Read/Write**Reset:** 0x00000000

Settings for ESR interleaved V and I measurements

Bits	Name	Description
0 : 0	SW_ESR_PULSE_EN	writing '1' to this bit asserts ESR pulse to charger 0: ESR_PULSE_DEASSERT 1: ESR_PULSE_ASSERT

QGAUGE_ESR_MEAS_CTL2 | 0x0000486A**Type:**Read/Write**Reset:** 0x00000008

Settings for ESR interleaved V and I measurements

Bits	Name	Description
7 : 4	CFG_FAST_CHARGE_SEL	Sets the charge current when ESR pulse is applied 0: FAST_CHARGE_SEL_300MA 1: FAST_CHARGE_SEL_600MA 2: FAST_CHARGE_SEL_1000MA 3: FAST_CHARGE_SEL_1500MA 4: FAST_CHARGE_SEL_2000MA 5: FAST_CHARGE_SEL_2500MA 6: FAST_CHARGE_SEL_3000MA 7: FAST_CHARGE_SEL_3500MA 8: FAST_CHARGE_SEL_4000MA 9: FAST_CHARGE_SEL_4500MA 10: FAST_CHARGE_SEL_5000MA 11: FAST_CHARGE_SEL_5500MA 12: FAST_CHARGE_SEL_6000MA 13: FAST_CHARGE_SEL_6500MA 14: FAST_CHARGE_SEL_7000MA 15: FAST_CHARGE_SEL_7500MA

QGAUGE_ESR_MEAS_CTL3 | 0x0000486B**Type:**Read/Write

Reset: 0x00000000

Settings for ESR interleaved V and I measurements

Bits	Name	Description
3 : 0	PRE_POST_ESR_DLY	Defines the delay inserted between the pre-ESR and post-ESR measurements 0: V_AND_I_INTERVAL_0ms 1: V_AND_I_INTERVAL_10ms 2: V_AND_I_INTERVAL_20ms 3: V_AND_I_INTERVAL_30ms 4: V_AND_I_INTERVAL_40ms 5: V_AND_I_INTERVAL_50ms 6: V_AND_I_INTERVAL_60ms 7: V_AND_I_INTERVAL_70ms 8: V_AND_I_INTERVAL_80ms 9: V_AND_I_INTERVAL_90ms 10: V_AND_I_INTERVAL_100ms 11: V_AND_I_INTERVAL_110ms 12: V_AND_I_INTERVAL_120ms 13: V_AND_I_INTERVAL_130ms 14: V_AND_I_INTERVAL_140ms 15: V_AND_I_INTERVAL_150ms

QGAUGE_ESR_ADC_CTL1 | 0x0000486D

Type:Read/Write

Reset: 0x00000000

Settings for ESR interleaved V and I measurements

Bits	Name	Description
2 : 0	SAMPLE_AVG	Select number of samples to use for an ADC conversion. 0: ESR_SAMPLE_AVG_1 1: ESR_SAMPLE_AVG_2 2: ESR_SAMPLE_AVG_4 3: ESR_SAMPLE_AVG_8 4: ESR_SAMPLE_AVG_16

QGAUGE_S7_PON_OCV_V_DATA0 | 0x00004870

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	LSB of S7 PON OCV VBAT measurement, the LSB size is ~194.637uV.

QGAUGE_S7_PON_OCV_V_DATA1 | 0x00004871

Type:Read

Reset: 0x00000080

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_15_8	MSB of S7 PON OCV VBAT measurement

QGAUGE_S7_PON_OCV_I_DATA0 | 0x00004872

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	LSB of S7 PON OCV IBAT measurement, please refer to QG_IBAT_RPT_OPTION field for LSB size.

QGAUGE_S7_PON_OCV_I_DATA1 | 0x00004873

Type:Read

Reset: 0x00000080

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_15_8	MSB of S7 PON OCV IBAT measurement

QGAUGE_S3_SLEEP_GOOD_OCV_V_DATA0 | 0x00004874

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	LSB of GOOD_OCV VBAT data captured in S3 SLEEP state, the LSB size is ~194.637uV.

QGAUGE_S3_SLEEP_GOOD_OCV_V_DATA1 | 0x00004875

Type:Read

Reset: 0x00000080

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_15_8	MSB of GOOD_OCV VBAT data captured in S3 SLEEP state

QGAUGE_S3_SLEEP_GOOD_OCV_I_DATA0 | 0x00004876

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	LSB of GOOD_OCV IBAT data captured in S3 SLEEP state, please refer to QG_IBAT_RPT_OPTION field for LSB size.

QGAUGE_S3_SLEEP_GOOD_OCV_I_DATA1 | 0x00004877

Type:Read

Reset: 0x00000080

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_15_8	MSB of GOOD_OCV IBAT data captured in S3 SLEEP state

QGAUGE_PRE_ESR_V_DATA0 | 0x00004878

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	Pre-ESR measurement VBAT data byte 0, the LSB size is ~194.637uV.

QGAUGE_PRE_ESR_V_DATA1 | 0x00004879

Type:Read

Reset: 0x00000080

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_15_8	Pre-ESR measurement VBAT data byte 1.

QGAUGE_PRE_ESR_I_DATA0 | 0x0000487A

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	Pre-ESR measurement IBAT data byte 0, please refer to QG_IBAT_RPT_OPTION field for LSB size.

QGAUGE_PRE_ESR_I_DATA1 | 0x0000487B

Type:Read

Reset: 0x00000080

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_15_8	Pre-ESR measurement IBAT data byte 1.

QGAUGE_POST_ESR_V_DATA0 | 0x0000487C

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	Post-ESR measurement VBAT data byte 0, the LSB size is ~194.637uV.

QGAUGE_POST_ESR_V_DATA1 | 0x0000487D

Type:Read

Reset: 0x00000080

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_15_8	Post-ESR measurement VBAT data byte 1.

QGAUGE_POST_ESR_I_DATA0 | 0x0000487E

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	Post-ESR measurement IBAT data byte 0, please refer to QG_IBAT_RPT_OPTION field for LSB size.

QGAUGE_POST_ESR_I_DATA1 | 0x0000487F

Type:Read

Reset: 0x00000080

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_15_8	Post-ESR measurement IBAT data byte 1.

QGAUGE_S2_NORMAL_AVG_V_DATA0 | 0x00004880

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	LSB of VBAT average measurement captured in S2 NORMAL state, the LSB size is ~194.637uV.

QGAUGE_S2_NORMAL_AVG_V_DATA1 | 0x00004881

Type:Read

Reset: 0x00000080

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_15_8	MSB of VBAT average measurement captured in S2 NORMAL state

QGAUGE_S2_NORMAL_AVG_I_DATA0 | 0x00004882

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	LSB of IBAT average measurement captured in S2 NORMAL state, please refer to QG_IBAT_RPT_OPTION field for LSB size.

QGAUGE_S2_NORMAL_AVG_I_DATA1 | 0x00004883

Type:Read

Reset: 0x00000080

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_15_8	MSB of IBAT average measurement captured in S2 NORMAL state

QGAUGE_V_ACCUM_DATA0_RT | 0x00004888

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	Accumulator data real-time value byte 0, the LSB size is ~194.637uV.

QGAUGE_V_ACCUM_DATA1_RT | 0x00004889

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_15_8	Accumulator data real-time value byte 1.

QGAUGE_V_ACCUM_DATA2_RT | 0x0000488A

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_23_16	Accumulator data real-time value byte 2.

QGAUGE_I_ACCUM_DATA0_RT | 0x0000488B

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	Accumulator data real-time value byte 0, please refer to QG_IBAT_RPT_OPTION field for LSB size.

QGAUGE_I_ACCUM_DATA1_RT | 0x0000488C

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_15_8	Accumulator data real-time value byte 1.

QGAUGE_I_ACCUM_DATA2_RT | 0x0000488D**Type:**Read**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_23_16	Accumulator data real-time value byte 2.

QGAUGE_ACCUM_CNT_RT | 0x0000488E**Type:**Read**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	VALUE	Accumulator count real-time value

QGAUGE_QG_V_FIFO0_DATA0 | 0x00004890**Type:**Read**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	FIFO for storing the averaged value by QG digital (Normal Operation & Early Truncation), the LSB size is ~194.637uV.

QGAUGE_QG_V_FIFO0_DATA1 | 0x00004891**Type:**Read**Reset:** 0x00000080

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_15_8	FIFO for storing the averaged value by QG digital (Normal Operation & Early Truncation)

QGAUGE_QG_V_FIFO1_DATA0 | 0x00004892

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	FIFO for storing the averaged value by QG digital (Normal Operation & Early Truncation), the LSB size is ~194.637uV.

QGAUGE_QG_V_FIFO1_DATA1 | 0x00004893

Type:Read

Reset: 0x00000080

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_15_8	FIFO for storing the averaged value by QG digital (Normal Operation & Early Truncation)

QGAUGE_QG_V_FIFO2_DATA0 | 0x00004894

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	FIFO for storing the averaged value by QG digital (Normal Operation & Early Truncation), the LSB size is ~194.637uV.

QGAUGE_QG_V_FIFO2_DATA1 | 0x00004895

Type:Read

Reset: 0x00000080

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_15_8	FIFO for storing the averaged value by QG digital (Normal Operation & Early Truncation)

QGAUGE_QG_V_FIFO3_DATA0 | 0x00004896

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	FIFO for storing the averaged value by QG digital (Normal Operation & Early Truncation), the LSB size is ~194.637uV.

QGAUGE_QG_V_FIFO3_DATA1 | 0x00004897

Type:Read

Reset: 0x00000080

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_15_8	FIFO for storing the averaged value by QG digital (Normal Operation & Early Truncation)

QGAUGE_QG_V_FIFO4_DATA0 | 0x00004898**Type:**Read**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	FIFO for storing the averaged value by QG digital (Normal Operation & Early Truncation), the LSB size is ~194.637uV.

QGAUGE_QG_V_FIFO4_DATA1 | 0x00004899**Type:**Read**Reset:** 0x00000080

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_15_8	FIFO for storing the averaged value by QG digital (Normal Operation & Early Truncation)

QGAUGE_QG_V_FIFO5_DATA0 | 0x0000489A**Type:**Read**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	FIFO for storing the averaged value by QG digital (Normal Operation & Early Truncation), the LSB size is ~194.637uV.

QGAUGE_QG_V_FIFO5_DATA1 | 0x0000489B**Type:**Read**Reset:** 0x00000080

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_15_8	FIFO for storing the averaged value by QG digital (Normal Operation & Early Truncation)

QGAUGE_QG_V_FIFO6_DATA0 | 0x0000489C

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	FIFO for storing the averaged value by QG digital (Normal Operation & Early Truncation), the LSB size is ~194.637uV.

QGAUGE_QG_V_FIFO6_DATA1 | 0x0000489D

Type:Read

Reset: 0x00000080

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_15_8	FIFO for storing the averaged value by QG digital (Normal Operation & Early Truncation)

QGAUGE_QG_V_FIFO7_DATA0 | 0x0000489E

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	FIFO for storing the averaged value by QG digital (Normal Operation & Early Truncation), the LSB size is ~194.637uV.

QGAUGE_QG_V_FIFO7_DATA1 | 0x0000489F

Type:Read

Reset: 0x00000080

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_15_8	FIFO for storing the averaged value by QG digital (Normal Operation & Early Truncation)

QGAUGE_QG_I_FIFO0_DATA0 | 0x000048A0

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	FIFO for storing the averaged value by QG digital (Normal Operation & Early Truncation), please refer to QG_IBAT_RPT_OPTION field for LSB size.

QGAUGE_QG_I_FIFO0_DATA1 | 0x000048A1

Type:Read

Reset: 0x00000080

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_15_8	FIFO for storing the averaged value by QG digital (Normal Operation & Early Truncation)

QGAUGE_QG_I_FIFO1_DATA0 | 0x000048A2**Type:**Read**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	FIFO for storing the averaged value by QG digital (Normal Operation & Early Truncation), please refer to QG_IBAT_RPT_OPTION field for LSB size.

QGAUGE_QG_I_FIFO1_DATA1 | 0x000048A3**Type:**Read**Reset:** 0x00000080

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_15_8	FIFO for storing the averaged value by QG digital (Normal Operation & Early Truncation)

QGAUGE_QG_I_FIFO2_DATA0 | 0x000048A4**Type:**Read**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	FIFO for storing the averaged value by QG digital (Normal Operation & Early Truncation), please refer to QG_IBAT_RPT_OPTION field for LSB size.

QGAUGE_QG_I_FIFO2_DATA1 | 0x000048A5**Type:**Read**Reset:** 0x00000080

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_15_8	FIFO for storing the averaged value by QG digital (Normal Operation & Early Truncation)

QGAUGE_QG_I_FIFO3_DATA0 | 0x000048A6

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	FIFO for storing the averaged value by QG digital (Normal Operation & Early Truncation), please refer to QG_IBAT_RPT_OPTION field for LSB size.

QGAUGE_QG_I_FIFO3_DATA1 | 0x000048A7

Type:Read

Reset: 0x00000080

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_15_8	FIFO for storing the averaged value by QG digital (Normal Operation & Early Truncation)

QGAUGE_QG_I_FIFO4_DATA0 | 0x000048A8

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	FIFO for storing the averaged value by QG digital (Normal Operation & Early Truncation), please refer to QG_IBAT_RPT_OPTION field for LSB size.

QGAUGE_QG_I_FIFO4_DATA1 | 0x000048A9

Type:Read

Reset: 0x00000080

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_15_8	FIFO for storing the averaged value by QG digital (Normal Operation & Early Truncation)

QGAUGE_QG_I_FIFO5_DATA0 | 0x000048AA

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	FIFO for storing the averaged value by QG digital (Normal Operation & Early Truncation), please refer to QG_IBAT_RPT_OPTION field for LSB size.

QGAUGE_QG_I_FIFO5_DATA1 | 0x000048AB

Type:Read

Reset: 0x00000080

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_15_8	FIFO for storing the averaged value by QG digital (Normal Operation & Early Truncation)

QGAUGE_QG_I_FIFO6_DATA0 | 0x000048AC**Type:**Read**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	FIFO for storing the averaged value by QG digital (Normal Operation & Early Truncation), please refer to QG_IBAT_RPT_OPTION field for LSB size.

QGAUGE_QG_I_FIFO6_DATA1 | 0x000048AD**Type:**Read**Reset:** 0x00000080

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_15_8	FIFO for storing the averaged value by QG digital (Normal Operation & Early Truncation)

QGAUGE_QG_I_FIFO7_DATA0 | 0x000048AE**Type:**Read**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	FIFO for storing the averaged value by QG digital (Normal Operation & Early Truncation), please refer to QG_IBAT_RPT_OPTION field for LSB size.

QGAUGE_QG_I_FIFO7_DATA1 | 0x000048AF**Type:**Read**Reset:** 0x00000080

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_15_8	FIFO for storing the averaged value by QG digital (Normal Operation & Early Truncation)

QGAUGE_QG_SOC_MONOTONIC | 0x000048BF

Type:Read/Write

Reset: 0x000000FF

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	Data storage location for QG - Does not connect to any circuitry

QGAUGE_LAST_ADC_V_DATA0 | 0x000048C0

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	Latest VBAT data byte 0 read from ADC, the LSB size is ~194.637uV.

QGAUGE_LAST_ADC_V_DATA1 | 0x000048C1

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_15_8	Latest VBAT data byte 1 read from ADC

QGAUGE_LAST_ADC_I_DATA0 | 0x000048C2**Type:**Read**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	Latest IBAT data byte 0 read from ADC, please refer to QG_IBAT_RPT_OPTION field for LSB size.

QGAUGE_LAST_ADC_I_DATA1 | 0x000048C3**Type:**Read**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_15_8	Latest IBAT data byte 1 read from ADC

QGAUGE_LAST_BURST_AVG_V_DATA0 | 0x000048C4**Type:**Read**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	LSB of last VBAT burst average result, the LSB size is ~194.637uV.

QGAUGE_LAST_BURST_AVG_V_DATA1 | 0x000048C5**Type:**Read**Reset:** 0x00000080

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_15_8	MSB of last VBAT burst average result.

QGAUGE_LAST_BURST_AVG_I_DATA0 | 0x000048C6

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	LSB of last IBAT burst average result, please refer to QG_IBAT_RPT_OPTION field for LSB size.

QGAUGE_LAST_BURST_AVG_I_DATA1 | 0x000048C7

Type:Read

Reset: 0x00000080

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_15_8	MSB of last IBAT burst average result.

QGAUGE_LAST_BURST_AVG_V_DATA0_RT | 0x000048C8

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	LSB of last VBAT burst average result, the LSB size is ~194.637uV.

QGAUGE_LAST_BURST_AVG_V_DATA1_RT | 0x000048C9**Type:**Read**Reset:** 0x00000080

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_15_8	MSB of last VBAT burst average result.

QGAUGE_LAST_BURST_AVG_I_DATA0_RT | 0x000048CA**Type:**Read**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	LSB of last IBAT burst average result, please refer to QG_IBAT_RPT_OPTION field for LSB size.

QGAUGE_LAST_BURST_AVG_I_DATA1_RT | 0x000048CB**Type:**Read**Reset:** 0x00000080

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_15_8	MSB of last IBAT burst average result.

QGAUGE_LAST_S3_SLEEP_V_DATA0 | 0x000048CC**Type:**Read**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	LSB of S3 OCV voltage measurement, the LSB size is ~194.637uV.

QGAUGE_LAST_S3_SLEEP_V_DATA1 | 0x000048CD

Type:Read

Reset: 0x00000080

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_15_8	MSB of S3 OCV voltage measurement.

QGAUGE_LAST_S3_SLEEP_I_DATA0 | 0x000048CE

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_7_0	LSB of S3 OCV current measurement, please refer to QG_IBAT_RPT_OPTION field for LSB size.

QGAUGE_LAST_S3_SLEEP_I_DATA1 | 0x000048CF

Type:Read

Reset: 0x00000080

No description provided for this register.

Bits	Name	Description
7 : 0	DATA_15_8	MSB of S3 OCV current measurement

Module Name: PON**Base Address: 0x00000800****Register Quick Reference:**

Register	Offset	Type
PON_REVISION1	0x00000800	Read
PON_REVISION2	0x00000801	Read
PON_REVISION3	0x00000802	Read
PON_REVISION4	0x00000803	Read
PON_PERPH_TYPE	0x00000804	Read
PON_PERPH_SUBTYPE	0x00000805	Read
PON_PON_PBL_STATUS	0x00000807	Read
PON_INT_RT_STS	0x00000810	Read
PON_INT_SET_TYPE	0x00000811	Read/Write
PON_INT_POLARITY_HIGH	0x00000812	Read/Write
PON_INT_POLARITY_LOW	0x00000813	Read/Write
PON_INT_LATCHED_CLR	0x00000814	Write
PON_INT_EN_SET	0x00000815	Read/Write
PON_INT_EN_CLR	0x00000816	Read/Write
PON_INT_LATCHED_STS	0x00000818	Read
PON_INT_PENDING_STS	0x00000819	Read
PON_INT_MID_SEL	0x0000081A	Read/Write
PON_INT_PRIORITY	0x0000081B	Read/Write
PON_KPDPWR_N_RESET_S1_TIMER	0x00000840	Read/Write
PON_KPDPWR_N_RESET_S2_TIMER	0x00000841	Read/Write
PON_KPDPWR_N_RESET_S2_CTL	0x00000842	Read/Write
PON_KPDPWR_N_RESET_S2_CTL2	0x00000843	Read/Write
PON_RESIN_N_RESET_S1_TIMER	0x00000844	Read/Write
PON_RESIN_N_RESET_S2_TIMER	0x00000845	Read/Write
PON_RESIN_N_RESET_S2_CTL	0x00000846	Read/Write
PON_RESIN_N_RESET_S2_CTL2	0x00000847	Read/Write
PON_RESIN_AND_KPDPWR_RESET_S1_TIMER	0x00000848	Read/Write
PON_RESIN_AND_KPDPWR_RESET_S2_TIMER	0x00000849	Read/Write
PON_RESIN_AND_KPDPWR_RESET_S2_CTL	0x0000084A	Read/Write

Register	Offset	Type
PON_RESIN_AND_KPDPWR_RESET_S2_CTL2	0x0000084B	Read/Write
PON_GP2_RESET_S1_TIMER	0x0000084C	Read/Write
PON_GP2_RESET_S2_TIMER	0x0000084D	Read/Write
PON_GP2_RESET_S2_CTL	0x0000084E	Read/Write
PON_GP2_RESET_S2_CTL2	0x0000084F	Read/Write
PON_GP1_RESET_S1_TIMER	0x00000850	Read/Write
PON_GP1_RESET_S2_TIMER	0x00000851	Read/Write
PON_GP1_RESET_S2_CTL	0x00000852	Read/Write
PON_GP1_RESET_S2_CTL2	0x00000853	Read/Write
PON_PMIC_WD_RESET_S1_TIMER	0x00000854	Read/Write
PON_PMIC_WD_RESET_S2_TIMER	0x00000855	Read/Write
PON_PMIC_WD_RESET_S2_CTL	0x00000856	Read/Write
PON_PMIC_WD_RESET_S2_CTL2	0x00000857	Read/Write
PON_PMIC_WD_RESET_PET	0x00000858	Write
PON_PS_HOLD_RESET_CTL	0x0000085A	Read/Write
PON_PS_HOLD_RESET_CTL2	0x0000085B	Read/Write
PON_PULL_CTL	0x00000870	Read/Write
PON_DEBOUNCE_CTL	0x00000871	Read/Write
PON_RESET_S3_SRC	0x00000874	Read/Write
PON_RESET_S3_TIMER	0x00000875	Read/Write
PON_SMPL_CTL	0x0000087F	Read/Write
PON_PON_TRIGGER_EN	0x00000880	Read/Write
PON_UVLO_RB_STATUS	0x00000885	Read
PON_OVLO_RB_STATUS	0x00000887	Read
PON_PS_HOLD_STATUS	0x0000089A	Read
PON_PON_REASON1	0x000008C0	Read
PON_WARM_RESET_REASON1	0x000008C2	Read
PON_ON_REASON	0x000008C4	Read
PON_POFF_REASON1	0x000008C5	Read
PON_OFF_REASON	0x000008C7	Read
PON_FAULT_REASON1	0x000008C8	Read
PON_FAULT_REASON2	0x000008C9	Read

Register	Offset	Type
PON_S3_RESET_REASON	0x000008CA	Read
PON_SOFT_RESET_REASON1	0x000008CB	Read

PON_REVISION1 | 0x00000800

Type:Read

Reset: 0x00000001

HW Version Register [7:0] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MINOR	This number is incremented for digital change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

PON_REVISION2 | 0x00000801

Type:Read

Reset: 0x00000001

HW Version Register [15:8] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MAJOR	This number is incremented when changes are made to the digital HW that are not backwards compatible with existing software.

PON_REVISION3 | 0x00000802

Type:Read

Reset: 0x00000011

HW Version Register [23:16]

Bits	Name	Description
7 : 0	ANA_MINOR	This number is incremented for analog change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

PON_REVISION4 | 0x00000803

Type:Read

Reset: 0x00000000

HW Version Register [31:24]

Bits	Name	Description
7 : 0	ANA_MAJOR	This number is incremented when changes are made to the analog HW that are not backwards compatible with existing software.

PON_PERPH_TYPE | 0x00000804

Type:Read

Reset: 0x00000001

Peripheral Type PMIC_CONSTANT

Bits	Name	Description
7 : 0	TYPE	No description provided for this bit field. 1: PON

PON_PERPH_SUBTYPE | 0x00000805

Type:Read

Reset: 0x00000004

Peripheral SubType

Bits	Name	Description
7 : 0	SUBTYPE	No description provided for this bit field. 1: PON_PRIMARY 2: PON_SECONDARY 3: PON_1REG 4: PON_GEN2_PRIMARY 5: PON_GEN2_SECONDARY 7: PON_GEN2_NO_XVDD_RB

PON_PON_PBL_STATUS | 0x00000807

Type:Read

Reset: 0x00000000

Stage 2 reset generation and register access error status.

Bits	Name	Description
6 : 6	XVDD_RB_OCCURRED	XVDD_RB was asserted during the last power cycle 0: NO_RESET 1: RESET_OCCURRED
7 : 7	DVDD_RB_OCCURRED	DVDD_RB was asserted during the last power cycle 0: NO_RESET 1: RESET_OCCURRED

PON_INT_RT_STS | 0x00000810

Type:Read

Reset: 0x00000000

Interrupt Real Time Status Bits

Bits	Name	Description
0 : 0	KPDPWR_ON	KPDPWR_N has been asserted for longer than his debounce timer 0: INT_RT_STATUS_LOW 1: INT_RT_STATUS_HIGH
1 : 1	RESIN_ON	RESIN_N has been asserted for longer than his debounce timer 0: INT_RT_STATUS_LOW 1: INT_RT_STATUS_HIGH

Bits	Name	Description
2 : 2	CBLPWR_ON	CBLPWR_N has been asserted for longer than his debounce timer 0: INT_RT_STATUS_LOW 1: INT_RT_STATUS_HIGH
3 : 3	KPDPWR_BARK	warning that a reset event has been triggered by KPDPWR_N 0: INT_RT_STATUS_LOW 1: INT_RT_STATUS_HIGH
4 : 4	RESIN_BARK	warning that a reset event has been triggered by RESIN_N 0: INT_RT_STATUS_LOW 1: INT_RT_STATUS_HIGH
5 : 5	K_R_BARK	warning that a reset event has been triggered by asserting RESIN_N and KPDPWR_N simultaneously 0: INT_RT_STATUS_LOW 1: INT_RT_STATUS_HIGH
6 : 6	PMIC_WD_BARK	warning that a reset event has been triggered by the PMIC Watchdog timer 0: INT_RT_STATUS_LOW 1: INT_RT_STATUS_HIGH
7 : 7	SOFT_RESET_OCCURED	warning that a reset event has been triggered by the PMIC Watchdog timer 0: INT_RT_STATUS_LOW 1: INT_RT_STATUS_HIGH

PON_INT_SET_TYPE | 0x00000811

Type:Read/Write

Reset: 0x00000000

0 = use level trigger interrupts, 1 = use edge trigger interrupts

Bits	Name	Description
0 : 0	KPDPWR_ON	No description provided for this bit field. 0: LEVEL 1: EDGE
1 : 1	RESIN_ON	No description provided for this bit field. 0: LEVEL 1: EDGE
2 : 2	CBLPWR_ON	No description provided for this bit field. 0: LEVEL 1: EDGE

Bits	Name	Description
3 : 3	KPDPWR_BARK	No description provided for this bit field. 0: LEVEL 1: EDGE
4 : 4	RESIN_BARK	No description provided for this bit field. 0: LEVEL 1: EDGE
5 : 5	K_R_BARK	No description provided for this bit field. 0: LEVEL 1: EDGE
6 : 6	PMIC_WD_BARK	No description provided for this bit field. 0: LEVEL 1: EDGE
7 : 7	SOFT_RESET_OCCURED	No description provided for this bit field. 0: LEVEL 1: EDGE

PON_INT_POLARITY_HIGH | 0x00000812

Type:Read/Write

Reset: 0x00000000

1= Interrupt will trigger on a level high (rising edge) event, 0 = level high triggering is disabled

Bits	Name	Description
0 : 0	KPDPWR_ON	No description provided for this bit field. 0: HIGH_TRIGGER_DISABLED 1: HIGH_TRIGGER_ENABLED
1 : 1	RESIN_ON	No description provided for this bit field. 0: HIGH_TRIGGER_DISABLED 1: HIGH_TRIGGER_ENABLED
2 : 2	CBLPWR_ON	No description provided for this bit field. 0: HIGH_TRIGGER_DISABLED 1: HIGH_TRIGGER_ENABLED
3 : 3	KPDPWR_BARK	No description provided for this bit field. 0: HIGH_TRIGGER_DISABLED 1: HIGH_TRIGGER_ENABLED
4 : 4	RESIN_BARK	No description provided for this bit field. 0: HIGH_TRIGGER_DISABLED 1: HIGH_TRIGGER_ENABLED

Bits	Name	Description
5 : 5	K_R_BARK	No description provided for this bit field. 0: HIGH_TRIGGER_DISABLED 1: HIGH_TRIGGER_ENABLED
6 : 6	PMIC_WD_BARK	No description provided for this bit field. 0: HIGH_TRIGGER_DISABLED 1: HIGH_TRIGGER_ENABLED
7 : 7	SOFT_RESET_OCCURED	No description provided for this bit field. 0: HIGH_TRIGGER_DISABLED 1: HIGH_TRIGGER_ENABLED

PON_INT_POLARITY_LOW | 0x00000813

Type:Read/Write

Reset: 0x00000000

1' = Interrupt will trigger on a level low (falling edge) event, '0' = level low triggering is disabled

Bits	Name	Description
0 : 0	KPDPWR_ON	No description provided for this bit field. 0: LOW_TRIGGER_DISABLED 1: LOW_TRIGGER_ENABLED
1 : 1	RESIN_ON	No description provided for this bit field. 0: LOW_TRIGGER_DISABLED 1: LOW_TRIGGER_ENABLED
2 : 2	CBLPWR_ON	No description provided for this bit field. 0: LOW_TRIGGER_DISABLED 1: LOW_TRIGGER_ENABLED
3 : 3	KPDPWR_BARK	No description provided for this bit field. 0: LOW_TRIGGER_DISABLED 1: LOW_TRIGGER_ENABLED
4 : 4	RESIN_BARK	No description provided for this bit field. 0: LOW_TRIGGER_DISABLED 1: LOW_TRIGGER_ENABLED
5 : 5	K_R_BARK	No description provided for this bit field. 0: LOW_TRIGGER_DISABLED 1: LOW_TRIGGER_ENABLED
6 : 6	PMIC_WD_BARK	No description provided for this bit field. 0: LOW_TRIGGER_DISABLED 1: LOW_TRIGGER_ENABLED

Bits	Name	Description
7 : 7	SOFT_RESET_OCCURED	No description provided for this bit field. 0: LOW_TRIGGER_DISABLED 1: LOW_TRIGGER_ENABLED

PON_INT_LATCHED_CLR | 0x00000814

Type:Write

Reset: 0x00000000

writing a '1' to this interrupt will rearm the interrupt when an interrupt is pending. It clears the internal sticky and sent bits

Bits	Name	Description
0 : 0	KPDPWR_ON	No description provided for this bit field.
1 : 1	RESIN_ON	No description provided for this bit field.
2 : 2	CBLPWR_ON	No description provided for this bit field.
3 : 3	KPDPWR_BARK	No description provided for this bit field.
4 : 4	RESIN_BARK	No description provided for this bit field.
5 : 5	K_R_BARK	No description provided for this bit field.
6 : 6	PMIC_WD_BARK	No description provided for this bit field.
7 : 7	SOFT_RESET_OCCURED	No description provided for this bit field.

PON_INT_EN_SET | 0x00000815

Type:Read/Write

Reset: 0x00000000

writing '0' to this register has no effect. Writing a '1' will enable the corresponding interrupt. Reading this register will readback enable status PMIC_SET_MASK

Bits	Name	Description
0 : 0	KPDPWR_ON	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED

Bits	Name	Description
1 : 1	RESIN_ON	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED
2 : 2	CBLPWR_ON	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED
3 : 3	KPDPWR_BARK	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED
4 : 4	RESIN_BARK	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED
5 : 5	K_R_BARK	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED
6 : 6	PMIC_WD_BARK	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED
7 : 7	SOFT_RESET_OCCURED	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED

PON_INT_EN_CLR | 0x00000816

Type:Read/Write

Reset: 0x00000000

writing '0' to this register has no effect. Writing a '1' will disable the corresponding interrupt. Reading this register will readback enable status PMIC_CLR_MASK=INT_EN_SET

Bits	Name	Description
0 : 0	KPDPWR_ON	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED
1 : 1	RESIN_ON	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED
2 : 2	CBLPWR_ON	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED

Bits	Name	Description
3 : 3	KPDPWR_BARK	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED
4 : 4	RESIN_BARK	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED
5 : 5	K_R_BARK	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED
6 : 6	PMIC_WD_BARK	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED
7 : 7	SOFT_RESET_OCCURED	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED

PON_INT_LATCHED_STS | 0x00000818

Type:Read

Reset: 0x00000000

Debug: Latched (Sticky) Interrupt. '1' indicates that the interrupt has triggered. Once the latched bit is set it can only be cleared by writing the clear bit.

Bits	Name	Description
0 : 0	KPDPWR_ON	No description provided for this bit field. 0: NO_INT_RECEIVED 1: INTERRUPT_RECEIVED
1 : 1	RESIN_ON	No description provided for this bit field. 0: NO_INT_RECEIVED 1: INTERRUPT_RECEIVED
2 : 2	CBLPWR_ON	No description provided for this bit field. 0: NO_INT_RECEIVED 1: INTERRUPT_RECEIVED
3 : 3	KPDPWR_BARK	No description provided for this bit field. 0: NO_INT_RECEIVED 1: INTERRUPT_RECEIVED
4 : 4	RESIN_BARK	No description provided for this bit field. 0: NO_INT_RECEIVED 1: INTERRUPT_RECEIVED

Bits	Name	Description
5 : 5	K_R_BARK	No description provided for this bit field. 0: NO_INT_RECEIVED 1: INTERRUPT_RECEIVED
6 : 6	PMIC_WD_BARK	No description provided for this bit field. 0: NO_INT_RECEIVED 1: INTERRUPT_RECEIVED
7 : 7	SOFT_RESET_OCCURED	No description provided for this bit field. 0: NO_INT_RECEIVED 1: INTERRUPT_RECEIVED

PON_INT_PENDING_STS | 0x00000819

Type:Read

Reset: 0x00000000

Debug: Pending is set if interrupt has been sent but not cleared.

Bits	Name	Description
0 : 0	KPDPWR_ON	No description provided for this bit field. 0: NO_INT_PENDING 1: INTERRUPT_PENDING
1 : 1	RESIN_ON	No description provided for this bit field. 0: NO_INT_PENDING 1: INTERRUPT_PENDING
2 : 2	CBLPWR_ON	No description provided for this bit field. 0: NO_INT_PENDING 1: INTERRUPT_PENDING
3 : 3	KPDPWR_BARK	No description provided for this bit field. 0: NO_INT_PENDING 1: INTERRUPT_PENDING
4 : 4	RESIN_BARK	No description provided for this bit field. 0: NO_INT_PENDING 1: INTERRUPT_PENDING
5 : 5	K_R_BARK	No description provided for this bit field. 0: NO_INT_PENDING 1: INTERRUPT_PENDING
6 : 6	PMIC_WD_BARK	No description provided for this bit field. 0: NO_INT_PENDING 1: INTERRUPT_PENDING

Bits	Name	Description
7 : 7	SOFT_RESET_OCCURED	No description provided for this bit field. 0: NO_INT_PENDING 1: INTERRUPT_PENDING

PON_INT_MID_SEL | 0x0000081A

Type:Read/Write

Reset: 0x00000000

Selects the MID that will receive the interrupt

Bits	Name	Description
1 : 0	INT_MID_SEL	No description provided for this bit field. 0: MID0 1: MID1 2: MID2 3: MID3

PON_INT_PRIORITY | 0x0000081B

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	INT_PRIORITY	No description provided for this bit field. 0: SR 1: A

PON_KPDPWR_N_RESET_S1_TIMER | 0x00000840

Type:Read/Write

Reset: 0x0000000F

Stage 1 (Bark) Timer. Bark cannot be disabled, but interrupt can be disabled if necessary

Bits	Name	Description
3 : 0	S1_TIMER	Time that the debounced trigger must be held before bark is sent to MSM This field can only be updated when block is disabled (i.e. 8 32k always-on(aon) clock cycles after writing 0 to S2_RESET_EN and PON_TRIGGER_EN:KPDPWR_N fields). 0: ms_0 1: ms_32 2: ms_56 3: ms_80 4: ms_128 5: ms_184 6: ms_272 7: ms_408 8: ms_608 9: ms_904 10: ms_1352 11: ms_2048 12: ms_3072 13: ms_4480 14: ms_6720 15: ms_10256

PON_KPDPWR_N_RESET_S2_TIMER | 0x00000841

Type:Read/Write

Reset: 0x00000007

Stage 2 (bite) configuration

Bits	Name	Description
2 : 0	S2_TIMER	Time that debounced trigger must be held before S2 reset occurs {0ms, 10ms, 50ms, 100ms, 250ms, 500ms, 1s, 2s} This field can only be updated when block is disabled (i.e. 8 32k always-on(aon) clock cycles after writing 0 to S2_RESET_EN field). 0: ms_0 1: ms_10 2: ms_50 3: ms_100 4: ms_250 5: ms_500 6: s_1 7: s_2

Type:Read/Write**Reset:** 0x00000004

Stage 2 (bite) configuration

Bits	Name	Description
3 : 0	RESET_TYPE	This field can only be updated when block is disabled (i.e. 8 32k always-on(aon) clock cycles after writing 0 to S2_RESET_EN field). 0: RESERVED0 1: WARM_RESET 2: IMMEDIATE_XVDD_SHUTDOWN 3: RESERVED3 4: SHUTDOWN 5: DVDD_SHUTDOWN 6: XVDD_SHUTDOWN 7: HARD_RESET 8: DVDD_HARD_RESET 9: XVDD_HARD_RESET 10: WARM_RESET_AND_DVDD_SHUTDOWN 11: WARM_RESET_AND_XVDD_SHUTDOWN 12: WARM_RESET_AND_SHUTDOWN 13: WARM_RESET_THEN_HARD_RESET 14: WARM_RESET_THEN_DVDD_HARD_RESET 15: WARM_RESET_THEN_XVDD_HARD_RESET

Type:Read/Write**Reset:** 0x00000000

Stage 2 (bite) configuration

Bits	Name	Description
7 : 7	S2_RESET_EN	Enable Stage 2 reset Field is synchronized by a 2-stage shift register so, for reliable hardware operation, the mininum time allowed between write operations is 3 32k always-on(aon) clock cycles. 0: Disabled 1: Enabled

PON_RESIN_N_RESET_S1_TIMER | 0x00000844

Type:Read/Write

Reset: 0x0000000F

Stage 1 (Bark) Timer. Bark cannot be disabled, but interrupt can be disabled if necessary

Bits	Name	Description
3 : 0	S1_TIMER	Time that the debounced trigger must be held before bark is sent to MSM -- This field can only be updated when block is disabled (i.e. 8 32k always-on(aon) clock cycles after writing 0 to S2_RESET_EN field). 0: ms_0 1: ms_32 2: ms_56 3: ms_80 4: ms_128 5: ms_184 6: ms_272 7: ms_408 8: ms_608 9: ms_904 10: ms_1352 11: ms_2048 12: ms_3072 13: ms_4480 14: ms_6720 15: ms_10256

PON_RESIN_N_RESET_S2_TIMER | 0x00000845

Type:Read/Write

Reset: 0x00000007

Stage 2 (bite) configuration

Bits	Name	Description
2 : 0	S2_TIMER	Time that debounced trigger must be held before S2 reset occurs {0ms, 10ms, 50ms, 100ms, 250ms, 500ms, 1s, 2s} This field can only be updated when block is disabled (i.e. 8 32k always-on(aon) clock cycles after writing 0 to S2_RESET_EN field). 0: ms_0 1: ms_10 2: ms_50 3: ms_100 4: ms_250 5: ms_500 6: s_1 7: s_2

PON_RESIN_N_RESET_S2_CTL | 0x00000846

Type:Read/Write

Reset: 0x00000004

Stage 2 (bite) configuration

Bits	Name	Description
3 : 0	RESET_TYPE	This field can only be updated when block is disabled (i.e. 8 32k always-on(aon) clock cycles after writing 0 to S2_RESET_EN field). 0: RESERVED0 1: WARM_RESET 2: IMMEDIATE_XVDD_SHUTDOWN 3: RESERVED3 4: SHUTDOWN 5: DVDD_SHUTDOWN 6: XVDD_SHUTDOWN 7: HARD_RESET 8: DVDD_HARD_RESET 9: XVDD_HARD_RESET 10: WARM_RESET_AND_DVDD_SHUTDOWN 11: WARM_RESET_AND_XVDD_SHUTDOWN 12: WARM_RESET_AND_SHUTDOWN 13: WARM_RESET_THEN_HARD_RESET 14: WARM_RESET_THEN_DVDD_HARD_RESET 15: WARM_RESET_THEN_XVDD_HARD_RESET

PON_RESIN_N_RESET_S2_CTL2 | 0x00000847

Type:Read/Write

Reset: 0x00000000

Stage 2 (bite) configuration

Bits	Name	Description
7 : 7	S2_RESET_EN	Enable Stage 2 reset Field is synchronized by a 2-stage shift register so, for reliable hardware operation, the minimum time allowed between write operations is 3 32k always-on(aon) clock cycles. 0: Disabled 1: Enabled

PON_RESIN_AND_KPDPWR_RESET_S1_TIMER | 0x00000848

Type:Read/Write

Reset: 0x0000000F

Stage 1 (Bark) Timer. Bark cannot be disabled, but interrupt can be disabled if necessary

Bits	Name	Description
3 : 0	S1_TIMER	Time that the debounced trigger must be held before bark is sent to MSM -- This field can only be updated when block is disabled (i.e. 8 32k always-on(aon) clock cycles after writing 0 to S2_RESET_EN field). 0: ms_0 1: ms_32 2: ms_56 3: ms_80 4: ms_128 5: ms_184 6: ms_272 7: ms_408 8: ms_608 9: ms_904 10: ms_1352 11: ms_2048 12: ms_3072 13: ms_4480 14: ms_6720 15: ms_10256

Type:Read/Write**Reset:** 0x00000007

Stage 2 (bite) configuration

Bits	Name	Description
2 : 0	S2_TIMER	Time that debounced trigger must be held before S2 reset occurs {0ms, 10ms, 50ms, 100ms, 250ms, 500ms, 1s, 2s} This field can only be updated when block is disabled (i.e. 8 32k always-on(aon) clock cycles after writing 0 to S2_RESET_EN field). 0: ms_0 1: ms_10 2: ms_50 3: ms_100 4: ms_250 5: ms_500 6: s_1 7: s_2

PON_RESIN_AND_KPDPWR_RESET_S2_CTL | 0x0000084A

Type:Read/Write**Reset:** 0x00000004

Stage 2 (bite) configuration

Bits	Name	Description
3 : 0	RESET_TYPE	This field can only be updated when block is disabled (i.e. 8 32k always-on(aon) clock cycles after writing 0 to S2_RESET_EN field). 0: RESERVED0 1: WARM_RESET 2: IMMEDIATE_XVDD_SHUTDOWN 3: RESERVED3 4: SHUTDOWN 5: DVDD_SHUTDOWN 6: XVDD_SHUTDOWN 7: HARD_RESET 8: DVDD_HARD_RESET 9: XVDD_HARD_RESET 10: WARM_RESET_AND_DVDD_SHUTDOWN 11: WARM_RESET_AND_XVDD_SHUTDOWN 12: WARM_RESET_AND_SHUTDOWN 13: WARM_RESET_THEN_HARD_RESET 14: WARM_RESET_THEN_DVDD_HARD_RESET 15: WARM_RESET_THEN_XVDD_HARD_RESET

PON_RESIN_AND_KPDPWR_RESET_S2_CTL2 | 0x0000084B

Type:Read/Write

Reset: 0x00000000

Stage 2 (bite) configuration

Bits	Name	Description
7 : 7	S2_RESET_EN	Enable Stage 2 reset Field is synchronized by a 2-stage shift register so, for reliable hardware operation, the minimum time allowed between write operations is 3 32k always-on(aon) clock cycles. 0: Disabled 1: Enabled

PON_GP2_RESET_S1_TIMER | 0x0000084C

Type:Read/Write

Reset: 0x0000000F

Stage 1 (Bark) Timer. Bark cannot be disabled, but interrupt can be disabled if necessary

Bits	Name	Description
3 : 0	S1_TIMER	Time that the debounced trigger must be held before bark is sent to MSM. This field can only be updated when block is disabled (i.e. 8 32k always-on(aon) clock cycles after writing 0 to S2_RESET_EN field). 0: ms_0 1: ms_32 2: ms_56 3: ms_80 4: ms_128 5: ms_184 6: ms_272 7: ms_408 8: ms_608 9: ms_904 10: ms_1352 11: ms_2048 12: ms_3072 13: ms_4480 14: ms_6720 15: ms_10256

PON_GP2_RESET_S2_TIMER | 0x0000084D

Type:Read/Write

Reset: 0x00000007

Stage 2 (bite) configuration

Bits	Name	Description
2 : 0	S2_TIMER	Time that debounced trigger must be held before S2 reset occurs {0ms, 10ms, 50ms, 100ms, 250ms, 500ms, 1s, 2s} This field can only be updated when block is disabled (i.e. 8 32k always-on(aon) clock cycles after writing 0 to S2_RESET_EN field). 0: ms_0 1: ms_10 2: ms_50 3: ms_100 4: ms_250 5: ms_500 6: s_1 7: s_2

PON_GP2_RESET_S2_CTL | 0x0000084E

Type:Read/Write

Reset: 0x00000004

Stage 2 (bite) configuration

Bits	Name	Description
3 : 0	RESET_TYPE	This field can only be updated when block is disabled (i.e. 8 32k always-on(aon) clock cycles after writing 0 to S2_RESET_EN field). 0: RESERVED0 1: WARM_RESET 2: IMMEDIATE_XVDD_SHUTDOWN 3: RESERVED3 4: SHUTDOWN 5: DVDD_SHUTDOWN 6: XVDD_SHUTDOWN 7: HARD_RESET 8: DVDD_HARD_RESET 9: XVDD_HARD_RESET 10: WARM_RESET_AND_DVDD_SHUTDOWN 11: WARM_RESET_AND_XVDD_SHUTDOWN 12: WARM_RESET_AND_SHUTDOWN 13: WARM_RESET_THEN_HARD_RESET 14: WARM_RESET_THEN_DVDD_HARD_RESET 15: WARM_RESET_THEN_XVDD_HARD_RESET

PON_GP2_RESET_S2_CTL2 | 0x0000084F

Type:Read/Write

Reset: 0x00000000

Stage 2 (bite) configuration

Bits	Name	Description
7 : 7	S2_RESET_EN	Enable Stage 2 reset Field is synchronized by a 2-stage shift register so, for reliable hardware operation, the mininum time allowed between write operations is 3 32k always-on(aon) clock cycles. 0: Disabled 1: Enabled

PON_GP1_RESET_S1_TIMER | 0x00000850**Type:**Read/Write**Reset:** 0x0000000F

Stage 1 (Bark) Timer. Bark cannot be disabled, but interrupt can be disabled if necessary

Bits	Name	Description
3 : 0	S1_TIMER	Time that the debounced trigger must be held before bark is sent to MSM -- This field can only be updated when block is disabled (i.e. 8 32k always-on(aon) clock cycles after writing 0 to S2_RESET_EN field). 0: ms_0 1: ms_32 2: ms_56 3: ms_80 4: ms_128 5: ms_184 6: ms_272 7: ms_408 8: ms_608 9: ms_904 10: ms_1352 11: ms_2048 12: ms_3072 13: ms_4480 14: ms_6720 15: ms_10256

PON_GP1_RESET_S2_TIMER | 0x00000851**Type:**Read/Write**Reset:** 0x00000007

Stage 2 (bite) configuration

Bits	Name	Description
2 : 0	S2_TIMER	Time that debounced trigger must be held before S2 reset occurs {0ms, 10ms, 50ms, 100ms, 250ms, 500ms, 1s, 2s} This field can only be updated when block is disabled (i.e. 8 32k always-on(aon) clock cycles after writing 0 to S2_RESET_EN field). 0: ms_0 1: ms_10 2: ms_50 3: ms_100 4: ms_250 5: ms_500 6: s_1 7: s_2

PON_GP1_RESET_S2_CTL | 0x00000852

Type:Read/Write

Reset: 0x00000004

Stage 2 (bite) configuration

Bits	Name	Description
3 : 0	RESET_TYPE	This field can only be updated when block is disabled (i.e. 8 32k always-on(aon) clock cycles after writing 0 to S2_RESET_EN field). 0: RESERVED0 1: WARM_RESET 2: IMMEDIATE_XVDD_SHUTDOWN 3: RESERVED3 4: SHUTDOWN 5: DVDD_SHUTDOWN 6: XVDD_SHUTDOWN 7: HARD_RESET 8: DVDD_HARD_RESET 9: XVDD_HARD_RESET 10: WARM_RESET_AND_DVDD_SHUTDOWN 11: WARM_RESET_AND_XVDD_SHUTDOWN 12: WARM_RESET_AND_SHUTDOWN 13: WARM_RESET_THEN_HARD_RESET 14: WARM_RESET_THEN_DVDD_HARD_RESET 15: WARM_RESET_THEN_XVDD_HARD_RESET

PON_GP1_RESET_S2_CTL2 | 0x00000853

Type:Read/Write

Reset: 0x00000000

Stage 2 (bite) configuration

Bits	Name	Description
7 : 7	S2_RESET_EN	Enable Stage 2 reset Field is synchronized by a 2-stage shift register so, for reliable hardware operation, the minimum time allowed between write operations is 3 32k always-on(aon) clock cycles. 0: Disabled 1: Enabled

PON_PMIC_WD_RESET_S1_TIMER | 0x00000854

Type:Read/Write

Reset: 0x0000001F

Stage 1 (Bark) Timer. Bark cannot be disabled, but interrupt can be disabled if necessary

Qualcomm
Confidential - May Contain Trade Secrets
2025-12-26 07:07:13 GMT
wangguanran@meigsmart.com

Bits	Name	Description
6 : 0	S1_TIMER	Time that the debounced trigger must be held before bark is sent to MSM (seconds) -- 0 - 127 seconds, default 31 seconds. Program hex value of decimal count desired (not binary coded). This is a shadowed field so, for reliable hardware operation, the minimum time allowed between write operations is 8 32k always-on(aon) clock cycles. 0: Sec_0 1: Sec_1 2: Sec_2 3: Sec_3 4: Sec_4 5: Sec_5 6: Sec_6 7: Sec_7 8: Sec_8 9: Sec_9 10: Sec_10 11: Sec_11 12: Sec_12 13: Sec_13 14: Sec_14 15: Sec_15 16: Sec_16 17: Sec_17 18: Sec_18 19: Sec_19 20: Sec_20 21: Sec_21 22: Sec_22 23: Sec_23 24: Sec_24 25: Sec_25 26: Sec_26 27: Sec_27 28: Sec_28 29: Sec_29 30: Sec_30 31: Sec_31 32: Sec_32 33: Sec_33 34: Sec_34 35: Sec_35 36: Sec_36 37: Sec_37 38: Sec_38 39: Sec_39 40: Sec_40 41: Sec_41 42: Sec_42 43: Sec_43 44: Sec_44 45: Sec_45 46: Sec_46 47: Sec_47 48: Sec_48 49: Sec_49 50: Sec_50 51: Sec_51 52: Sec_52 53: Sec_53 54: Sec_54

Bits	Name	Description
6 : 0	S1_TIMER	55: Sec_55
		56: Sec_56
		57: Sec_57
		58: Sec_58
		59: Sec_59
		60: Sec_60
		61: Sec_61
		62: Sec_62
		63: Sec_63
		64: Sec_64
		65: Sec_65
		66: Sec_66
		67: Sec_67
		68: Sec_68
		69: Sec_69
		70: Sec_70
		71: Sec_71
		72: Sec_72
		73: Sec_73
		74: Sec_74
		75: Sec_75
		76: Sec_76
		77: Sec_77
		78: Sec_78
		79: Sec_79
		80: Sec_80
		81: Sec_81
		82: Sec_82
		83: Sec_83
		84: Sec_84
		85: Sec_85
		86: Sec_86
		87: Sec_87
		88: Sec_88
		89: Sec_89
		90: Sec_90
		91: Sec_91
		92: Sec_92
		93: Sec_93
		94: Sec_94
		95: Sec_95
		96: Sec_96
		97: Sec_97
		98: Sec_98
		99: Sec_99
		100: Sec_100
		101: Sec_101
		102: Sec_102
		103: Sec_103
		104: Sec_104
		105: Sec_105
		106: Sec_106
		107: Sec_107
		108: Sec_108
		109: Sec_109

Bits	Name	Description
6 : 0	S1_TIMER	110: Sec_110 111: Sec_111 112: Sec_112 113: Sec_113 114: Sec_114 115: Sec_115 116: Sec_116 117: Sec_117 118: Sec_118 119: Sec_119 120: Sec_120 121: Sec_121 122: Sec_122 123: Sec_123 124: Sec_124 125: Sec_125 126: Sec_126

PON_PMIC_WD_RESET_S2_TIMER | 0x00000855

Type:Read/Write

Reset: 0x00000001

Stage 2 (bite) configuration

Qualcomm
Confidential - May Contain Trade Secrets
2025-12-26 07:07:13 GMT
wangguanran@meigsmart.com

Bits	Name	Description
6 : 0	S2_TIMER	Time that debounced trigger must be held before S2 reset occurs -- 0 - 127 seconds (default = 32 seconds). Program hex value of decimal count desired (Not binary coded). Timer starts after WD bark expires This is a shadowed field so, for reliable hardware operation, the minimum time allowed between write operations is 8 32k always-on(aon) clock cycles. 0: Sec_0 1: Sec_1 2: Sec_2 3: Sec_3 4: Sec_4 5: Sec_5 6: Sec_6 7: Sec_7 8: Sec_8 9: Sec_9 10: Sec_10 11: Sec_11 12: Sec_12 13: Sec_13 14: Sec_14 15: Sec_15 16: Sec_16 17: Sec_17 18: Sec_18 19: Sec_19 20: Sec_20 21: Sec_21 22: Sec_22 23: Sec_23 24: Sec_24 25: Sec_25 26: Sec_26 27: Sec_27 28: Sec_28 29: Sec_29 30: Sec_30 31: Sec_31 32: Sec_32 33: Sec_33 34: Sec_34 35: Sec_35 36: Sec_36 37: Sec_37 38: Sec_38 39: Sec_39 40: Sec_40 41: Sec_41 42: Sec_42 43: Sec_43 44: Sec_44 45: Sec_45 46: Sec_46 47: Sec_47 48: Sec_48 49: Sec_49 50: Sec_50 51: Sec_51 52: Sec_52 53: Sec_53 54: Sec_54

Bits	Name	Description
6 : 0	S2_TIMER	55: Sec_55
		56: Sec_56
		57: Sec_57
		58: Sec_58
		59: Sec_59
		60: Sec_60
		61: Sec_61
		62: Sec_62
		63: Sec_63
		64: Sec_64
		65: Sec_65
		66: Sec_66
		67: Sec_67
		68: Sec_68
		69: Sec_69
		70: Sec_70
		71: Sec_71
		72: Sec_72
		73: Sec_73
		74: Sec_74
		75: Sec_75
		76: Sec_76
		77: Sec_77
		78: Sec_78
		79: Sec_79
		80: Sec_80
		81: Sec_81
		82: Sec_82
		83: Sec_83
		84: Sec_84
		85: Sec_85
		86: Sec_86
		87: Sec_87
		88: Sec_88
		89: Sec_89
		90: Sec_90
		91: Sec_91
		92: Sec_92
		93: Sec_93
		94: Sec_94
		95: Sec_95
		96: Sec_96
		97: Sec_97
		98: Sec_98
		99: Sec_99
		100: Sec_100
		101: Sec_101
		102: Sec_102
		103: Sec_103
		104: Sec_104
		105: Sec_105
		106: Sec_106
		107: Sec_107
		108: Sec_108
		109: Sec_109

Bits	Name	Description
6 : 0	S2_TIMER	110: Sec_110 111: Sec_111 112: Sec_112 113: Sec_113 114: Sec_114 115: Sec_115 116: Sec_116 117: Sec_117 118: Sec_118 119: Sec_119 120: Sec_120 121: Sec_121 122: Sec_122 123: Sec_123 124: Sec_124 125: Sec_125 126: Sec_126

PON_PMIC_WD_RESET_S2_CTL | 0x00000856

Type:Read/Write

Reset: 0x00000006

Stage 2 (bite) configuration.

Bits	Name	Description
3 : 0	RESET_TYPE	This field can only be updated when block is disabled (i.e. 8 32k always-on(aon) clock cycles after writing 0 to S2_RESET_EN field). 0: RESERVED0 1: WARM_RESET 2: IMMEDIATE_XVDD_SHUTDOWN 3: RESERVED3 4: SHUTDOWN 5: DVDD_SHUTDOWN 6: XVDD_SHUTDOWN 7: HARD_RESET 8: DVDD_HARD_RESET 9: XVDD_HARD_RESET 10: RESERVED10 11: RESERVED11 12: RESERVED12 13: RESERVED13 14: RESERVED14 15: RESERVED15

PON_PMIC_WD_RESET_S2_CTL2 | 0x00000857

Type:Read/Write

Reset: 0x00000000

Stage 2 (bite) configuration.

Bits	Name	Description
7 : 7	S2_RESET_EN	Enable Stage 2 reset Field is synchronized by a 2-stage shift register so, for reliable hardware operation, the minimum time allowed between write operations is 3 32k always-on(aon) clock cycles. 0: Disabled 1: Enabled

PON_PMIC_WD_RESET_PET | 0x00000858

Type:Write

Reset: 0x00000000

Stage 2 (bite) configuration

Bits	Name	Description
0 : 0	WATCHDOG_PET	Writing '1' to this bit will clear the PMIC WD timer. Writing '0' has no effect. This is a synchronized field so, for reliable hardware operation, the minimum time allowed between write operations is 5 32k always-on(aon) clock cycles. 0: NOP_WD 1: PET_WD

PON_PS_HOLD_RESET_CTL | 0x0000085A

Type:Read/Write

Reset: 0x00000004

Stage 2 (bite) configuration

Bits	Name	Description
3 : 0	RESET_TYPE	This is a shadowed field so, for reliable hardware operation, the minimum time allowed between write operations is 8 32k always-on(aon) clock cycles. 0: RESERVED0 1: WARM_RESET 2: IMMEDIATE_XVDD_SHUTDOWN 3: RESERVED3 4: SHUTDOWN 5: DVDD_SHUTDOWN 6: XVDD_SHUTDOWN 7: HARD_RESET 8: DVDD_HARD_RESET 9: XVDD_HARD_RESET 10: RESERVED10 11: RESERVED11 12: RESERVED12 13: RESERVED13 14: RESERVED14 15: RESERVED15

PON_PS_HOLD_RESET_CTL2 | 0x0000085B

Type:Read/Write

Reset: 0x00000080

Stage 2 (bite) configuration

Bits	Name	Description
7 : 7	S2_RESET_EN	Enable reset Field is synchronized by a 2-stage shift register so, for reliable hardware operation, the minimum time allowed between write operations is 3 32k always-on(aon) clock cycles. 0: Disabled 1: Enabled

PON_PULL_CTL | 0x00000870

Type:Read/Write

Reset: 0x00000001

No description provided for this register.

Bits	Name	Description
0 : 0	RESIN_N_PU_EN	No description provided for this bit field. 0: PU_DISABLED 1: PU_ENABLED
1 : 1	KPDPWR_N_PU_EN	No description provided for this bit field. 0: PU_DISABLED 1: PU_ENABLED
2 : 2	CBLPWR_N_PU_EN	No description provided for this bit field. 0: PU_DISABLED 1: PU_ENABLED
3 : 3	PON1_PD_EN	No description provided for this bit field. 0: PD_DISABLED 1: PD_ENABLED

PON_DEBOUNCE_CTL | 0x00000871

Type:Read/Write

Reset: 0x00000005

No description provided for this register.

Qualcomm
Confidential - May Contain Trade Secrets
2025-12-26 07:07:13 GMT
wangguanran@meigsmart.com

Bits	Name	Description
3 : 0	DEBOUNCE	KPD/CBL/RESIN/RESIN_AND_KPD: Time delay for keypad input, cable, reset input, reset input && keypad input input de-bouncing. Only signal assertion is de-bounced. Delay = (1/1024)* 2^(x-4) The supported setting range for this field is [0, 12]. This is a shadowed field so, for reliable hardware operation, the minimum time allowed between write operations is 5 32k always-on(aon) clock cycles. 0: ms_0p06 1: ms_0p12 2: ms_0p24 3: ms_0p49 4: ms_0p98 5: ms_2p0 6: ms_3p9 7: ms_7p8 8: mS_15p6 9: mS_31p2 10: mS_62p5 11: mS_125 12: mS_250 13: RESERVED1 14: RESERVED2 15: RESERVED3

PON_RESET_S3_SRC | 0x00000874

Type:Read/Write

Reset: 0x00000000

Choose source for stage 3 (Full Complete Shutdown). This is a write once register. PMIC_WRITE_ONCE

Bits	Name	Description
1 : 0	RESET_S3_SOURCE	00=KPD_PWR_N, 01=RESIN_N, 10=(KPD_PWR_N and RESIN_N both need to be asserted, 11=either KPD_PWR_N or RESIN_N) This is a shadowed field so, for reliable hardware operation, the minimum time allowed between write operations is 5 32k always-on(aon) clock cycles. 0: KPD_PWR_N 1: RESIN_N 2: KPD_PWR_AND_RESIN 3: KPD_PWR_OR_RESIN

PON_RESET_S3_TIMER | 0x00000875**Type:**Read/Write**Reset:** 0x00000004

Time trigger must be held before S3 reset occurs (seconds) PMIC_LOCKEDBYBIT=LOCKBIT_D1

Bits	Name	Description
2 : 0	S3_TIMER	Time trigger must be held before S3 reset occurs. 000 = Instant, else 2^(x) seconds (2 to 128) This is a shadowed field so, for reliable hardware operation, the minimum time allowed between write operations is 5 32k always-on(aon) clock cycles. 0: Immediate 1: sec_2 2: sec_4 3: sec_8 4: sec_16 5: sec_32 6: sec_64 7: sec_128

PON_SMPL_CTL | 0x0000087F**Type:**Read/Write**Reset:** 0x00000000

SMPL control register

Bits	Name	Description
7 : 7	SMPL_EN	Enable SMPL timer 0: SMPL_DISABLE 1: SMPL_ENABLED

PON_PON_TRIGGER_EN | 0x00000880**Type:**Read/Write**Reset:** 0x00000040

Power on trigger enables. Each field is synchronized by a 2-stage shift register so, for reliable hardware operation, the minimum time allowed between write operations is 3 32k always-on(aon) clock cycles.

Bits	Name	Description
2 : 2	RTC	Enable PON trigger for RTC 0: Disabled 1: Enabled
3 : 3	DC_CHG	Enable PON trigger for DC CHG 0: Disabled 1: Enabled
4 : 4	USB_CHG	Enable PON trigger for USB CHG 0: Disabled 1: Enabled
5 : 5	PON1	Enable PON trigger for PON1 0: Disabled 1: Enabled
6 : 6	CBLPWR_N	Enable PON trigger for CBL_PWR_N 0: Disabled 1: Enabled
7 : 7	KPDPWR_N	Enable PON trigger for new KPDPWR press 0: Disabled 1: Enabled

PON_UVLO_RB_STATUS | 0x00000885

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 7	UVLO_RB	Status of debounced UVLO_RB signal 0: DEASSERTED 1: ASSERTED

PON_OVLO_RB_STATUS | 0x00000887

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 7	OVLO_RB	Status of debounced OVLO_RB signal 0: DEASSERTED 1: ASSERTED

PON_PS_HOLD_STATUS | 0x0000089A

Type:Read

Reset: 0x00000000

Status of the PS_HOLD input to the PMIC

Bits	Name	Description
7 : 7	PS_HOLD	Status of the PS_HOLD input to the PMIC 0: ASSERTED 1: DEASSERTED

PON_PON_REASON1 | 0x000008C0

Type:Read

Reset: 0x00000000

Reasons that the PMIC entered the PON state. All zeros mean that no trigger received

Bits	Name	Description
0 : 0	HARD_RESET	Triggered from a Hard Reset event (check POFF reason for the trigger) 1: TRIGGER_RECEIVED
1 : 1	SMPL	Triggered from SMPL 1: TRIGGER_RECEIVED
2 : 2	RTC	Triggered from RTC 1: TRIGGER_RECEIVED
3 : 3	DC_CHG	Triggered from DC charger 1: TRIGGER_RECEIVED
4 : 4	USB_CHG	Triggered from USB charger 1: TRIGGER_RECEIVED
5 : 5	PON1	Triggered from PON1 1: TRIGGER_RECEIVED

Bits	Name	Description
6 : 6	CBLPWR_N	Triggered from CBL_PWR1_N 1: TRIGGER_RECEIVED
7 : 7	KDPWR_N	Triggered from new KDPWR press 1: TRIGGER_RECEIVED

PON_WARM_RESET_REASON1 | 0x000008C2

Type:Read

Reset: 0x00000000

Reasons that PMIC entered the Warm Reset state. This register is automatically reset when the PMIC turns off itself or experiences a system fault.

Bits	Name	Description
0 : 0	SOFT	Triggered by Software 1: TRIGGER_RECEIVED
1 : 1	PS_HOLD	Triggered by PS_HOLD 1: TRIGGER_RECEIVED
2 : 2	PMIC_WD	Triggered by PMIC Watchdog 1: TRIGGER_RECEIVED
3 : 3	GP1	Triggered by Keypad_Reset1 1: TRIGGER_RECEIVED
4 : 4	GP2	Triggered by Keypad_Reset2 1: TRIGGER_RECEIVED
5 : 5	KDPWR_AND_RESIN	Triggered by simultaneous KDPWR_N + RESIN_N 1: TRIGGER_RECEIVED
6 : 6	RESIN_N	Triggered by RESIN_N 1: TRIGGER_RECEIVED
7 : 7	KDPWR_N	Triggered by KDPWR_N 1: TRIGGER_RECEIVED

PON_ON_REASON | 0x000008C4

Type:Read

Reset: 0x00000000

Reasons that the PMIC entered the ON state. All zeros mean that no trigger received

Bits	Name	Description
6 : 6	WARM_SEQ	PMIC entered ON state because of a warm-reset sequence 1: TRIGGER_RECEIVED
7 : 7	PON_SEQ	PMIC entered ON state because of a normal powering-on sequence 1: TRIGGER_RECEIVED

PON_POFF_REASON1 | 0x000008C5

Type:Read

Reset: 0x00000000

Reasons that the PMIC entered POFF state left the on state and commenced a shutdown sequence. All zeros mean that no trigger received.

Bits	Name	Description
0 : 0	SOFT	Triggered by Software 1: TRIGGER_RECEIVED
1 : 1	PS_HOLD	Triggered by PS_HOLD 1: TRIGGER_RECEIVED
2 : 2	PMIC_WD	Triggered by PMIC Watchdog 1: TRIGGER_RECEIVED
3 : 3	GP1	Triggered by Keypad_Reset1 1: TRIGGER_RECEIVED
4 : 4	GP2	Triggered by Keypad_Reset2 1: TRIGGER_RECEIVED
5 : 5	KPDPWR_AND_RESIN	Triggered by simultaneous KPDPWR_N + RESIN_N 1: TRIGGER_RECEIVED
6 : 6	RESIN_N	Triggred by RESIN_N 1: TRIGGER_RECEIVED
7 : 7	KPDPWR_N	Triggered by KPDPWR_N 1: TRIGGER_RECEIVED

PON_OFF_REASON | 0x000008C7

Type:Read

Reset: 0x00000000

Reasons that the PMIC entered the OFF state, All zeros mean that no trigger received

Bits	Name	Description
2 : 2	RAW_XVDD_RB_OCCURED	The assertion of this field indicates that a raw_xvdd_rb event occurred and the PMIC hasn't experienced another OFF state after this event.,TRIGGER_RECEIVED=1,,,'
3 : 3	RAW_DVDD_RB_OCCURED	The assertion of this field indicates that a raw_dvdd_rb event occurred and the PMIC hasn't experienced another OFF state after this event.,TRIGGER_RECEIVED=1,,,'
4 : 4	IMMEDIATE_XVDD_SHUTDOWN	PMIC entered OFF state because of an IMMEDIATE_XVDD_SHUTDOWN S2 Reset 1: TRIGGER_RECEIVED
5 : 5	S3_RESET	PMIC entered OFF state because of a S3 Reset 1: TRIGGER_RECEIVED
6 : 6	FAULT_SEQ	PMIC entered OFF state because of a fault-handling sequence 1: TRIGGER_RECEIVED
7 : 7	POFF_SEQ	PMIC entered OFF state because of a normal powering-off sequence 1: TRIGGER_RECEIVED

PON_FAULT_REASON1 | 0x000008C8

Type:Read

Reset: 0x00000000

Reasons that the PMIC entered the FAULT state: All zeros mean that no faults received

Bits	Name	Description
0 : 0	GP_FAULT0	Triggered by general-purpose fault #0 1: TRIGGER_RECEIVED
1 : 1	GP_FAULT1	Triggered by general-purpose fault #1 1: TRIGGER_RECEIVED
2 : 2	GP_FAULT2	Triggered by general-purpose fault #2 1: TRIGGER_RECEIVED
3 : 3	GP_FAULT3	Triggered by general-purpose fault #3 1: TRIGGER_RECEIVED
4 : 4	MBG_FAULT	Triggered by MBG fault event 1: TRIGGER_RECEIVED
5 : 5	OVLO	Triggered by OVLO event 1: TRIGGER_RECEIVED
6 : 6	UVLO	Triggered by UVLO event 1: TRIGGER_RECEIVED

Bits	Name	Description
7 : 7	AVDD_RB	Triggered by AVDD_RB event 1: TRIGGER_RECEIVED

PON_FAULT_REASON2 | 0x000008C9

Type:Read

Reset: 0x00000000

Reasons that the PMIC entered the FAULT state. All zeros mean that no trigger received

Bits	Name	Description
3 : 3	FAULT_N	Triggered by FAULT_N bus 1: TRIGGER_RECEIVED
4 : 4	PBS_WATCHDOG_TO	Triggered by PBS WATCHDOG 1: TRIGGER_RECEIVED
5 : 5	PBS_NACK	Triggered by PBS NACK event 1: TRIGGER_RECEIVED
6 : 6	RESTART_PON	Triggered by RESTART PON 1: TRIGGER_RECEIVED
7 : 7	OTST3	Triggered by OTST3 1: TRIGGER_RECEIVED

PON_S3_RESET_REASON | 0x000008CA

Type:Read

Reset: 0x00000000

Reasons that the PMIC experienced S3 reset, All zeros mean that no trigger received. Clear this register by writing to this register. This is a synchronized address so, for reliable hardware operation, the minimum time allowed between write operations is 5 32k always-on(aon) clock cycles.

Bits	Name	Description
4 : 4	FAULT_N	Triggered by FAULT_N being low more than 10 clock cycles (32k clock) 1: TRIGGER_RECEIVED
5 : 5	PBS_WATCHDOG_TO	Triggered by PBS_WATCHDOG_TO in FAULT state 1: TRIGGER_RECEIVED

Bits	Name	Description
6 : 6	PBS_NACK	Triggered by PBS_NACK in FAULT state 1: TRIGGER_RECEIVED
7 : 7	KPDPWR_ANDOR_RESIN	Triggered by KPDPWR_N, or RESIN_N, or KPDPWR_AND_RESIN, or KPDPWR_OR_RESIN 1: TRIGGER_RECEIVED

PON_SOFT_RESET_REASON1 | 0x000008CB

Type:Read

Reset: 0x00000000

Reasons that the global_soft_rb was asserted PMIC registers were reset. All zeros mean that no trigger received.

Bits	Name	Description
0 : 0	SOFT	Triggered by Software 1: TRIGGER_RECEIVED

Module Name: DIV_CLK1

Base Address: 0x00005B00

Register Quick Reference:

Register	Offset	Type
DIV_CLK1_REVISION1	0x00005B00	Read
DIV_CLK1_REVISION2	0x00005B01	Read
DIV_CLK1_PERPH_TYPE	0x00005B04	Read
DIV_CLK1_PERPH_SUBTYPE	0x00005B05	Read
DIV_CLK1_STATUS1	0x00005B08	Read
DIV_CLK1_INT_RT_STS	0x00005B10	Read
DIV_CLK1_INT_SET_TYPE	0x00005B11	Read
DIV_CLK1_INT_POLARITY_HIGH	0x00005B12	Read/Write
DIV_CLK1_INT_POLARITY_LOW	0x00005B13	Read/Write
DIV_CLK1_INT_LATCHED_CLR	0x00005B14	Write
DIV_CLK1_INT_EN_SET	0x00005B15	Read/Write
DIV_CLK1_INT_EN_CLR	0x00005B16	Read/Write
DIV_CLK1_INT_MID_SEL	0x00005B1A	Read/Write

Register	Offset	Type
DIV_CLK1_INT_PRIORITY	0x00005B1B	Read/Write
DIV_CLK1_INT_SELF_CLEARING	0x00005B1D	Read
DIV_CLK1_DIV_CTL1	0x00005B43	Read/Write
DIV_CLK1_EN_CTL	0x00005B46	Read/Write

DIV_CLK1_REVISION1 | 0x00005B00

Type:Read

Reset: 0x00000000

HW Version Register [7:0] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MINOR	This number is incremented for digital change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

DIV_CLK1_REVISION2 | 0x00005B01

Type:Read

Reset: 0x00000001

HW Version Register [15:8] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MAJOR	This number is incremented when changes are made to the digital HW that are not backwards compatible with existing software.

DIV_CLK1_PERPH_TYPE | 0x00005B04

Type:Read

Reset: 0x00000006

Peripheral Type PMIC_CONSTANT

Bits	Name	Description
7 : 0	TYPE	Clock 6: CLOCK

DIV_CLK1_PERPH_SUBTYPE | 0x00005B05

Type:Read

Reset: 0x0000000B

Peripheral SubType PMIC_CONSTANT

Bits	Name	Description
7 : 0	SUBTYPE	DIV_CLK 11: DIV_CLK

DIV_CLK1_STATUS1 | 0x00005B08

Type:Read

Reset: 0x00000000

Status Registers

Bits	Name	Description
7 : 7	DIVCLK_OK	0 = DIVCLK is off 1 = DIVCLK is on 0: DIVIDER_OFF 1: DIVIDER_ON

DIV_CLK1_INT_RT_STS | 0x00005B10

Type:Read

Reset: 0x00000000

0 = use level trigger interrupts, 1 = use edge trigger interrupts

Bits	Name	Description
1 : 1	CLK_ACK_RT_STS	No description provided for this bit field. 0: LVL1_INT_FALSE 1: LVL1_INT_TRUE

DIV_CLK1_INT_SET_TYPE | 0x00005B11

Type:Read

Reset: 0x00000002

1= Interrupt will trigger on a level high (rising edge) event, 0 = level high triggering is disabled

Bits	Name	Description
1 : 1	CLK_ACK_TYPE	LEVEL=0,EDGE=1 0: LEVEL 1: EDGE

DIV_CLK1_INT_POLARITY_HIGH | 0x00005B12

Type:Read/Write

Reset: 0x00000002

1' = Interrupt will trigger on a level high (rising edge) event, '0' = level high triggering is disabled

Bits	Name	Description
1 : 1	CLK_ACK_HIGH	high_trig_disabled=0,high_trig_enabled=1 0: high_trig_disabled 1: high_trig_enabled

DIV_CLK1_INT_POLARITY_LOW | 0x00005B13

Type:Read/Write

Reset: 0x00000000

1' = Interrupt will trigger on a level low (falling edge) event, '0' = level low triggering is disabled

Bits	Name	Description
1 : 1	CLK_ACK_LOW	low_trig_disabled=0,low_trig_enabled=1 0: low_trig_disabled 1: low_trig_enabled

DIV_CLK1_INT_LATCHED_CLR | 0x00005B14

Type:Write

Reset: 0x00000000

Writing a '1' to a bit in this register will rearm the interrupt when an interrupt is pending. It clears the internal sticky and sent bits

Bits	Name	Description
1 : 1	CLK_ACK_CLR	clear_disabled=0,clear_enabled=1 0: clear_disabled 1: clear_enabled

DIV_CLK1_INT_EN_SET | 0x00005B15

Type:Read/Write

Reset: 0x00000000

Writing '0' to a bit in this register has no effect. Writing a '1' to a bit in this register will enable the corresponding interrupt. Reading this register will readback enable status PMIC_SET_MASK

Bits	Name	Description
1 : 1	CLK_ACK_EN_SET	int_set_disabled=0,int_set_enabled=1 0: int_set_disabled 1: int_set_enabled

DIV_CLK1_INT_EN_CLR | 0x00005B16

Type:Read/Write

Reset: 0x00000000

Writing a '0' to a bit in this register has no effect. Writing a '1' to a bit in this register will disable the corresponding interrupt. Reading this register will readback enable status PMIC_CLR_MASK=INT_EN_SET

Bits	Name	Description
1 : 1	CLK_ACK_EN_CLR	int_clear_disabled=0,int_clear_enabled=1 0: int_clear_disabled 1: int_clear_enabled

DIV_CLK1_INT_MID_SEL | 0x00005B1A

Type:Read/Write

Reset: 0x00000000

Selects the MID that will receive the interrupt

Bits	Name	Description
1 : 0	INT_MID_SEL	Selects the MID that will receive the interrupt

DIV_CLK1_INT_PRIORITY | 0x00005B1B

Type:Read/Write

Reset: 0x00000000

Selects the SPMI interrupt priority

Bits	Name	Description
0 : 0	INT_PRIORITY	Selects the SPMI interrupt priority 0: SR 1: A

DIV_CLK1_INT_SELF_CLEARING | 0x00005B1D

Type:Read

Reset: 0x00000001

Self_clearing or regular interrupt

Bits	Name	Description
0 : 0	INT_SELF_CLEARING	Self_clearing or regular interrupt 0: regular_interrupt 1: self_clearing_interrupt

DIV_CLK1_DIV_CTL1 | 0x00005B43**Type:**Read/Write**Reset:** 0x00000007

No description provided for this register.

Bits	Name	Description
2 : 0	DIV_FACTOR	Low power divided clock output to GPIO divide ratio 000 = XO / 1 001 = XO / 1 010 = XO / 2 011 = XO / 4 100 = XO / 8 101 = XO / 16 110 = XO / 32 111 = XO / 64 Note: XO freq is 19.2 MHz 0: XO_DIV1_0 1: XO_DIV1 2: XO_DIV2 3: XO_DIV4 4: XO_DIV8 5: XO_DIV16 6: XO_DIV32 7: XO_DIV64

DIV_CLK1_EN_CTL | 0x00005B46**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	FOLLOW_PC_EN	When set, clock can be enabled from an external signal. 0: NOT_FOLLOW_PIN 1: FOLLOW_PIN
7 : 7	DIVCLK_EN	1 = DIVCLK is on, 0 = DIVCLK is disabled 0: DIVCLK_DIS 1: DIVCLK_EN

Module Name: REVID**Base Address: 0x00000100****Register Quick Reference:**

Register	Offset	Type
REVID_REVISION3	0x00000102	Read
REVID_REVISION4	0x00000103	Read

REVID_REVISION3 | 0x00000102**Type:**Read**Reset:** 0x00000000

HW Version Register [23:16]

Bits	Name	Description
7 : 0	METAL	This number is incremented on a metal-only revision of the chip

REVID_REVISION4 | 0x00000103**Type:**Read**Reset:** 0x00000001

HW Version Register [31:24]

Bits	Name	Description
7 : 0	ALL_LAYER	This number is incremented everytime there is an all layer revision of the chip

Module Name: SPMI_MONITOR**Base Address: 0x00006600****Register Quick Reference:**

Register	Offset	Type
SPMI_MONITOR_REVISION1	0x00006600	Read
SPMI_MONITOR_REVISION2	0x00006601	Read
SPMI_MONITOR_PERPH_TYPE	0x00006604	Read
SPMI_MONITOR_PERPH_SUBTYPE	0x00006605	Read

Register	Offset	Type
SPMI_MONITOR_NUM_MWC	0x00006608	Read
SPMI_MONITOR_SLAVE_ID_0	0x00006640	Read/Write
SPMI_MONITOR_MASTER_ID_0	0x00006641	Read/Write
SPMI_MONITOR_PERPH_ID_0	0x00006642	Read/Write

SPMI_MONITOR_REVISION1 | 0x00006600

Type:Read

Reset: 0x00000000

HW Version Register [7:0] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MINOR	This number is incremented for digital change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

SPMI_MONITOR_REVISION2 | 0x00006601

Type:Read

Reset: 0x00000000

HW Version Register [15:8] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MAJOR	This number is incremented when changes are made to the digital HW that are not backwards compatible with existing software.

SPMI_MONITOR_PERPH_TYPE | 0x00006604

Type:Read

Reset: 0x0000000B

Peripheral Type PMIC_CONSTANT

Bits	Name	Description
7 : 0	TYPE	http://projects/sites/PM8941/Shared%20Documents/Systems/Registers/Type%20and%20SubType%20Enumeration%20Table.xlsx 22: PBS

SPMI_MONITOR_PERPH_SUBTYPE | 0x00006605

Type:Read

Reset: 0x00000006

Peripheral SubType PMIC_CONSTANT

Bits	Name	Description
7 : 0	SUBTYPE	http://projects/sites/PM8941/Shared%20Documents/Systems/Registers/Type%20and%20SubType%20Enumeration%20Table.xlsx 1: PBS_CORE

SPMI_MONITOR_NUM_MWC | 0x00006608

Type:Read

Reset: 0x00000001

Number of Master Write Commands to be monitored

Bits	Name	Description
3 : 0	NUM_MWC	No description provided for this bit field.

SPMI_MONITOR_SLAVE_ID_0 | 0x00006640

Type:Read/Write

Reset: 0x00000004

SLAVE_ID[3:0] of spmi slave sending the RCS message

Bits	Name	Description
3 : 0	SID	No description provided for this bit field.

SPMI_MONITOR_MASTER_ID_0 | 0x00006641

Type:Read/Write

Reset: 0x00000000

MASTER_ID[3:0] of spmi master receiving the RCS message

Bits	Name	Description
1 : 0	MID	No description provided for this bit field.

SPMI_MONITOR_PERPH_ID_0 | 0x00006642

Type:Read/Write

Reset: 0x0000003E

PERPH_ID[3:0] (address in RCS message) of interest

Bits	Name	Description
7 : 0	PID	No description provided for this bit field.

Module Name: SCHG_P_CHGR

Base Address: 0x00001000

Register Quick Reference:

Register	Offset	Type
SCHG_P_CHGR_PERPH_TYPE	0x00001004	Read
SCHG_P_CHGR_PERPH_SUBTYPE	0x00001005	Read
SCHG_P_CHGR_BATTERY_CHARGER_STATUS_1	0x00001006	Read
SCHG_P_CHGR_BATTERY_CHARGER_STATUS_2	0x00001007	Read
SCHG_P_CHGR_CHG_OPTION	0x00001008	Read
SCHG_P_CHGR_BATTERY_CHARGER_STATUS_3	0x00001009	Read
SCHG_P_CHGR_BATTERY_CHARGER_STATUS_4	0x0000100A	Read
SCHG_P_CHGR_BATTERY_CHARGER_STATUS_5	0x0000100B	Read
SCHG_P_CHGR_BATTERY_CHARGER_STATUS_6	0x0000100C	Read
SCHG_P_CHGR_BATTERY_CHARGER_STATUS_7	0x0000100D	Read
SCHG_P_CHGR_BATTERY_CHARGER_STATUS_8	0x0000100E	Read
SCHG_P_CHGR_CHARGE_CURRENT_PRE_VPH_ALARM_CFG	0x0000100F	Read
SCHG_P_CHGR_INT_RT_STS	0x00001010	Read
SCHG_P_CHGR_INT_SET_TYPE	0x00001011	Read

Register	Offset	Type
SCHG_P_CHGR_INT_POLARITY_HIGH	0x00001012	Read
SCHG_P_CHGR_INT_POLARITY_LOW	0x00001013	Read/Write
SCHG_P_CHGR_INT_LATCHED_CLR	0x00001014	Write
SCHG_P_CHGR_INT_EN_SET	0x00001015	Read/Write
SCHG_P_CHGR_INT_EN_CLR	0x00001016	Read/Write
SCHG_P_CHGR_INT_LATCHED_STS	0x00001018	Read
SCHG_P_CHGR_INT_PENDING_STS	0x00001019	Read
SCHG_P_CHGR_INT_MID_SEL	0x0000101A	Read/Write
SCHG_P_CHGR_INT_PRIORITY	0x0000101B	Read/Write
SCHG_P_CHGR_STEP_CHG_SOC_VBATT_V	0x00001040	Read/Write
SCHG_P_CHGR_STEP_CHG_SOC_VBATT_V_UPDATE	0x00001041	Write
SCHG_P_CHGR_CHARGING_ENABLE_CMD	0x00001042	Read/Write
SCHG_P_CHGR_CHARGING_PAUSE_CMD	0x00001043	Read/Write
SCHG_P_CHGR_VPH_ALARM_RERUN_CMD	0x00001044	Write
SCHG_P_CHGR_ENABLE_BANDGAP_CMD	0x00001045	Read/Write
SCHG_P_CHGR_CHGR_CFG1	0x00001050	Read/Write
SCHG_P_CHGR_CHGR_CFG2	0x00001051	Read/Write
SCHG_P_CHGR_CHARGER_ENABLE_CFG	0x00001052	Read/Write
SCHG_P_CHGR_CFG	0x00001053	Read/Write
SCHG_P_CHGR_CC_STATE_INT_EN	0x00001054	Read/Write
SCHG_P_CHGR_BATTOV_GF_CFG	0x00001055	Read/Write
SCHG_P_CHGR_VPH_ALARM_ALG_CFG	0x00001056	Read/Write
SCHG_P_CHGR_VPH_PRECHG_ALG_CFG	0x00001057	Read/Write
SCHG_P_CHGR_VPH_OV_CFG	0x00001058	Read/Write
SCHG_P_CHGR_PRE_CHARGE_CURRENT_CFG	0x00001060	Read/Write
SCHG_P_CHGR_FAST_CHARGE_CURRENT_CFG	0x00001061	Read/Write
SCHG_P_CHGR_CHARGE_CURRENT_TERMINATION_CFG	0x00001062	Read/Write
SCHG_P_CHGR_TCCC_CHARGE_CURRENT_TERMINATION_CFG	0x00001063	Read/Write
SCHG_P_CHGR_CHARGE_CURRENT_SOFTSTART_SETTING_CFG	0x00001064	Read/Write
SCHG_P_CHGR_MAX_PRE_CHARGE_CURRENT_CFG	0x00001065	Read/Write
SCHG_P_CHGR_MAX_FAST_CHARGE_CURRENT_CFG	0x00001066	Read/Write
SCHG_P_CHGR_ADC_ITERM_UP_THD_MSB	0x00001067	Read/Write

Register	Offset	Type
SCHG_P_CHGR_ADC_ITERM_UP_THD_LSB	0x00001068	Read/Write
SCHG_P_CHGR_ADC_ITERM_LO_THD_MSB	0x00001069	Read/Write
SCHG_P_CHGR_ADC_ITERM_LO_THD_LSB	0x0000106A	Read/Write
SCHG_P_CHGR_NO_OF_SAMPLE_FOR_TERM_RCHG_CFG	0x0000106B	Read/Write
SCHG_P_CHGR_ADC_TERM_CFG	0x0000106C	Read/Write
SCHG_P_CHGR_ADC_TERM_CFG_2	0x0000106D	Read/Write
SCHG_P_CHGR_FLOAT_VOLTAGE_CFG	0x00001070	Read/Write
SCHG_P_CHGR_AUTO_FLOAT_VOLTAGE_COMPENSATION_CFG	0x00001071	Read/Write
SCHG_P_CHGR_CHARGE_INHIBIT_THRESHOLD_CFG	0x00001072	Read/Write
SCHG_P_CHGR_FV_ADJUST	0x00001074	Read/Write
SCHG_P_CHGR_FV_HYSTERESIS_CFG	0x00001075	Read/Write
SCHG_P_CHGR_MAX_FLOAT_VOLTAGE_CFG	0x00001076	Read/Write
SCHG_P_CHGR_FV_CAL_CFG	0x00001077	Read/Write
SCHG_P_CHGR_FG_VADC_DISQ_THRESH	0x00001078	Read/Write
SCHG_P_CHGR_FG_IADC_DISQ_THRESH	0x00001079	Read/Write
SCHG_P_CHGR_FG_CHG_SOC_INTERFACE_SEL	0x0000107A	Read/Write
SCHG_P_CHGR_FG_BCL_CHG_INTERFACE	0x0000107B	Read/Write
SCHG_P_CHGR_FG_BCL_CHG_INTERFACE_SEL	0x0000107C	Read/Write
SCHG_P_CHGR_RCHG_SOC_THRESHOLD_CFG	0x0000107D	Read/Write
SCHG_P_CHGR_ADC_RECHARGE_THRESHOLD_MSB	0x0000107E	Read/Write
SCHG_P_CHGR_ADC_RECHARGE_THRESHOLD_LSB	0x0000107F	Read/Write
SCHG_P_CHGR_FVC_CHARGE_INHIBIT_THRESHOLD_CFG	0x00001080	Read/Write
SCHG_P_CHGR_FVC_RECHARGE_THRESHOLD_CFG	0x00001081	Read/Write
SCHG_P_CHGR_FVC_CC_MODE_GLITCH_FILTER_SEL_CFG	0x00001084	Read/Write
SCHG_P_CHGR_FVC_TERMINATION_GLITCH_FILTER_SEL_CFG	0x00001085	Read/Write
SCHG_P_CHGR_JEITA_FVCOMP_COLD_CFG	0x00001086	Read/Write
SCHG_P_CHGR_JEITA_EN_CFG	0x00001090	Read/Write
SCHG_P_CHGR_JEITA_FVCOMP_HOT_CFG	0x00001091	Read/Write
SCHG_P_CHGR_JEITA_CCCOMP_HOT_CFG	0x00001092	Read/Write
SCHG_P_CHGR_JEITA_CCCOMP_COLD_CFG	0x00001093	Read/Write
SCHG_P_CHGR_JEITA_HOT_THRESHOLD_MSB	0x00001094	Read/Write
SCHG_P_CHGR_JEITA_HOT_THRESHOLD_LSB	0x00001095	Read/Write

Register	Offset	Type
SCHG_P_CHGR_JEITA_COLD_THRESHOLD_MSB	0x00001096	Read/Write
SCHG_P_CHGR_JEITA_COLD_THRESHOLD_LSB	0x00001097	Read/Write
SCHG_P_CHGR_JEITA_THOT_THRESHOLD_MSB	0x00001098	Read/Write
SCHG_P_CHGR_JEITA_THOT_THRESHOLD_LSB	0x00001099	Read/Write
SCHG_P_CHGR_JEITA_TCOLD_THRESHOLD_MSB	0x0000109A	Read/Write
SCHG_P_CHGR_JEITA_TCOLD_THRESHOLD_LSB	0x0000109B	Read/Write
SCHG_P_CHGR_JEITA_THOT_AFP_THRESHOLD_MSB	0x0000109C	Read/Write
SCHG_P_CHGR_JEITA_THOT_AFP_THRESHOLD_LSB	0x0000109D	Read/Write
SCHG_P_CHGR_JEITA_TCOLD_AFP_THRESHOLD_MSB	0x0000109E	Read/Write
SCHG_P_CHGR_JEITA_TCOLD_AFP_THRESHOLD_LSB	0x0000109F	Read/Write
SCHG_P_CHGR_SAFETY_TIMER_ENABLE_CFG	0x000010A0	Read/Write
SCHG_P_CHGR_PRE_CHARGE_SAFETY_TIMER_CFG	0x000010A1	Read/Write
SCHG_P_CHGR_FAST_CHARGE_SAFETY_TIMER_CFG	0x000010A2	Read/Write
SCHG_P_CHGR_STEP_CHG_MODE_CFG	0x000010B0	Read/Write
SCHG_P_CHGR_STEP_CHG_SOC_OR_BATT_V_UPDATE_REQUEST_TIMEOUT_CFG	0x000010B1	Read/Write
SCHG_P_CHGR_STEP_CHG_SOC_OR_BATT_V_UPDATE_FAIL_TIMEOUT_CFG	0x000010B2	Read/Write
SCHG_P_CHGR_STEP_CHG_SOC_OR_BATT_V_THRESHOLD1	0x000010B3	Read/Write
SCHG_P_CHGR_STEP_CHG_SOC_OR_BATT_V_THRESHOLD2	0x000010B4	Read/Write
SCHG_P_CHGR_STEP_CHG_SOC_OR_BATT_V_THRESHOLD3	0x000010B5	Read/Write
SCHG_P_CHGR_STEP_CHG_SOC_OR_BATT_V_THRESHOLD4	0x000010B6	Read/Write
SCHG_P_CHGR_STEP_CHG_CURRENT_DELTA1	0x000010B7	Read/Write
SCHG_P_CHGR_STEP_CHG_CURRENT_DELTA2	0x000010B8	Read/Write
SCHG_P_CHGR_STEP_CHG_CURRENT_DELTA3	0x000010B9	Read/Write
SCHG_P_CHGR_STEP_CHG_CURRENT_DELTA4	0x000010BA	Read/Write
SCHG_P_CHGR_STEP_CHG_CURRENT_DELTA5	0x000010BB	Read/Write
SCHG_P_CHGR_STEP_CHG_FV_DELTA1	0x000010BC	Read/Write
SCHG_P_CHGR_STEP_CHG_FV_DELTA2	0x000010BD	Read/Write
SCHG_P_CHGR_STEP_CHG_FV_DELTA3	0x000010BE	Read/Write
SCHG_P_CHGR_STEP_CHG_FV_DELTA4	0x000010BF	Read/Write

SCHG_P_CHGR_PERPH_TYPE | 0x00001004

Type:Read

Reset: 0x00000002

PMIC_CONSTANT

Bits	Name	Description
7 : 0	TYPE	No description provided for this bit field.

SCHG_P_CHGR_PERPH_SUBTYPE | 0x00001005

Type:Read

Reset: 0x00000080

PMIC_CONSTANT

Bits	Name	Description
7 : 0	SUBTYPE	No description provided for this bit field.

SCHG_P_CHGR_BATTERY_CHARGER_STATUS_1 | 0x00001006

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
2 : 0	BATTERY_CHARGER_STATUS	Indicates state of battery charger: 000 = INHIBIT 001 = TRICKLE 010 = PRECHARGE 011 = FULLON 100 = TAPER 101 = TERMINATION 110 = CHARGING PAUSED (due to JEITA Hot/Cold, USB/DC Suspend or Input UV/OV) 111 = CHARGING DISABLED Note: When Qnovo PBS set CHARGING_PAUSE_CMD during its Rest/Discharge phases, BATTERY_CHARGER_STATUS remains in FULLON or TAPER, instead of moving to CHARGING PAUSE. 0: INHIBIT 1: TRICKLE 2: PRECHARGE 3: FULLON 4: TAPER 5: TERMINATION 6: CHARGING_PAUSE 7: CHARGING_DISABLED
5 : 3	STEP_CHARGING_STATUS	Indicates state of step_charging algorithm 000 - STEP_CHG_STEP1 001 - STEP_CHG_STEP2 010 - STEP_CHG_STEP3 011 - STEP_CHG_STEP4 100 - STEP_CHG_STEP5
6 : 6	ZERO_CHARGE_CURRENT	When high, indicates that charge current has reached zero, either due to charging disabled or charging paused 0: NON_ZERO_CHARGE_CURRENT 1: ZERO_CHARGE_CURRENT
7 : 7	ICL_INCR_REQ_FOR_PRECHG	Signal used to increment ICL value during precharge mode when VPH drops due to input current limited

SCHG_P_CHGR_BATTERY_CHARGER_STATUS_2 | 0x00001007

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	CHARGER_ERROR_STATUS_BAT_TERM_MISSING	CHGR_ERROR INT caused by Battery Missing Algorithm
1 : 1	CHARGER_ERROR_STATUS_BAT_OV	CHGR_ERROR INT caused by Battery Overvoltage
2 : 2	CHARGER_ERROR_STATUS_SFT_EXPIRE	CHGR_ERROR INT caused by precharge or fast charge Safety Timer Expired.
3 : 3	BATT_GT_FULL_ON	When high, indicates VBATT is greater than fullon (vsysmin) threshold. This indication could come either from analog or digital comparator inside charger. 0: VBATT_BELOW_VSYSMIN 1: VBATT_ABOVE_VSYSMIN
4 : 4	VBATT_GTET_FLOAT_VOLTAGE	When high, indicates VBATT is greater than or equal to float voltage setting. This indication could come either from analog or digital comparator inside charger. 0: VBATT_BELOW_FV 1: VBATT_ABOVE_FV
5 : 5	VBATT_GTET_INHIBIT	When high, indicates VBATT was detected higher than inhibit threshold. This indication could come either from analog or digital comparator inside charger. 0: VBATT_BELOW_INHIBIT 1: VBATT_ABOVE_INHIBIT
6 : 6	VBATT_LTET_RECHARGE	When high, indicates VBATT has dropped below recharge threshold. This indication could come from FG or by digital comparator inside charger. 0: VBATT_ABOVE_RECHARGE 1: VBATT_BELOW_RECHARGE
7 : 7	DROP_IN_BATTERY_VOLTAGE_REFERENCE	When high, indicates VBATT has dropped below float voltage setting during taper charging. 0: VBATT_ABOVE_FV_During_Taper 1: VBATT_BELOW_FV_During_Taper

SCHG_P_CHGR_CHG_OPTION | 0x00001008

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 7	PIN	A copy of the CHG_OPTION_PIN_TRIM bit in CHGR_CFG register. No longer used.

SCHG_P_CHGR_BATTERY_CHARGER_STATUS_3 | 0x00001009

Type:Read

Reset: 0x00000000

No description provided for this register.

Qualcomm
Confidential - May Contain Trade Secrets
2025-12-26 07:07:13 GMT
wangguanran@meigsmart.com

Bits	Name	Description
7 : 0	FLOAT_VOLTAGE	Final Float Voltage setting to analog (after JEITA, STEP_CHG compensation). Final Float Voltage = 3.6V + (DATA x 10mV); DATA = 0 .. 119 0: FV_3p60V 1: FV_3p61V 2: FV_3p62V 3: FV_3p63V 4: FV_3p64V 5: FV_3p65V 6: FV_3p66V 7: FV_3p67V 8: FV_3p68V 9: FV_3p69V 10: FV_3p70V 11: FV_3p71V 12: FV_3p72V 13: FV_3p73V 14: FV_3p74V 15: FV_3p75V 16: FV_3p76V 17: FV_3p77V 18: FV_3p78V 19: FV_3p79V 20: FV_3p80V 21: FV_3p81V 22: FV_3p82V 23: FV_3p83V 24: FV_3p84V 25: FV_3p85V 26: FV_3p86V 27: FV_3p87V 28: FV_3p88V 29: FV_3p89V 30: FV_3p90V 31: FV_3p91V 32: FV_3p92V 33: FV_3p93V 34: FV_3p94V 35: FV_3p95V 36: FV_3p96V 37: FV_3p97V 38: FV_3p98V 39: FV_3p99V 40: FV_4p00V 41: FV_4p01V 42: FV_4p02V 43: FV_4p03V 44: FV_4p04V 45: FV_4p05V 46: FV_4p06V 47: FV_4p07V 48: FV_4p08V 49: FV_4p09V 50: FV_4p10V 51: FV_4p11V 52: FV_4p12V 53: FV_4p13V 54: FV_4p14V

Bits	Name	Description
7 : 0	FLOAT_VOLTAGE	55: FV_4p15V 56: FV_4p16V 57: FV_4p17V 58: FV_4p18V 59: FV_4p19V 60: FV_4p20V 61: FV_4p21V 62: FV_4p22V 63: FV_4p23V 64: FV_4p24V 65: FV_4p25V 66: FV_4p26V 67: FV_4p27V 68: FV_4p28V 69: FV_4p29V 70: FV_4p30V 71: FV_4p31V 72: FV_4p32V 73: FV_4p33V 74: FV_4p34V 75: FV_4p35V 76: FV_4p36V 77: FV_4p37V 78: FV_4p38V 79: FV_4p39V 80: FV_4p40V 81: FV_4p41V 82: FV_4p42V 83: FV_4p43V 84: FV_4p44V 85: FV_4p45V 86: FV_4p46V 87: FV_4p47V 88: FV_4p48V 89: FV_4p49V 90: FV_4p50V 91: FV_4p51V 92: FV_4p52V 93: FV_4p53V 94: FV_4p54V 95: FV_4p55V 96: FV_4p56V 97: FV_4p57V 98: FV_4p58V 99: FV_4p59V 100: FV_4p60V 101: FV_4p61V 102: FV_4p62V 103: FV_4p63V 104: FV_4p64V 105: FV_4p65V 106: FV_4p66V 107: FV_4p67V 108: FV_4p68V 109: FV_4p69V

Bits	Name	Description
7 : 0	FLOAT_VOLTAGE	110: FV_4p70V 111: FV_4p71V 112: FV_4p72V 113: FV_4p73V 114: FV_4p74V 115: FV_4p75V 116: FV_4p76V 117: FV_4p77V 118: FV_4p78V

SCHG_P_CHGR_BATTERY_CHARGER_STATUS_4 | 0x0000100A

Type:Read

Reset: 0x00000000

No description provided for this register.

Qualcomm
Confidential - May Contain Trade Secrets
2025-12-26 07:07:13 GMT
wangguanran@meigsmart.com

Bits	Name	Description
7 : 0	CHARGE_CURRENT_REFERENCE	Final Fast Charge Current output to analog (after JEITA, STEP_CHG, ESR, VPH_HV_ALARM compensation). Final Fast Charge Current = DATA x 50mA; DATA = 0 .. 160 0: FCC_0mA 1: FCC_50mA 2: FCC_100mA 3: FCC_150mA 4: FCC_200mA 5: FCC_250mA 6: FCC_300mA 7: FCC_350mA 8: FCC_400mA 9: FCC_450mA 10: FCC_500mA 11: FCC_550mA 12: FCC_600mA 13: FCC_650mA 14: FCC_700mA 15: FCC_750mA 16: FCC_800mA 17: FCC_850mA 18: FCC_900mA 19: FCC_950mA 20: FCC_1000mA 21: FCC_1050mA 22: FCC_1100mA 23: FCC_1150mA 24: FCC_1200mA 25: FCC_1250mA 26: FCC_1300mA 27: FCC_1350mA 28: FCC_1400mA 29: FCC_1450mA 30: FCC_1500mA 31: FCC_1550mA 32: FCC_1600mA 33: FCC_1650mA 34: FCC_1700mA 35: FCC_1750mA 36: FCC_1800mA 37: FCC_1850mA 38: FCC_1900mA 39: FCC_1950mA 40: FCC_2000mA 41: FCC_2050mA 42: FCC_2100mA 43: FCC_2150mA 44: FCC_2200mA 45: FCC_2250mA 46: FCC_2300mA 47: FCC_2350mA 48: FCC_2400mA 49: FCC_2450mA 50: FCC_2500mA 51: FCC_2550mA 52: FCC_2600mA 53: FCC_2650mA 54: FCC_2700mA

Bits	Name	Description
7 : 0	CHARGE_CURRENT_REFERENCE	55: FCC_2750mA
		56: FCC_2800mA
		57: FCC_2850mA
		58: FCC_2900mA
		59: FCC_2950mA
		60: FCC_3000mA
		61: FCC_3050mA
		62: FCC_3100mA
		63: FCC_3150mA
		64: FCC_3200mA
		65: FCC_3250mA
		66: FCC_3300mA
		67: FCC_3350mA
		68: FCC_3400mA
		69: FCC_3450mA
		70: FCC_3500mA
		71: FCC_3550mA
		72: FCC_3600mA
		73: FCC_3650mA
		74: FCC_3700mA
		75: FCC_3750mA
		76: FCC_3800mA
		77: FCC_3850mA
		78: FCC_3900mA
		79: FCC_3950mA
		80: FCC_4000mA
		81: FCC_4050mA
		82: FCC_4100mA
		83: FCC_4150mA
		84: FCC_4200mA
		85: FCC_4250mA
		86: FCC_4300mA
		87: FCC_4350mA
		88: FCC_4400mA
		89: FCC_4450mA
		90: FCC_4500mA
		91: FCC_4550mA
		92: FCC_4600mA
		93: FCC_4650mA
		94: FCC_4700mA
		95: FCC_4750mA
		96: FCC_4800mA
		97: FCC_4850mA
		98: FCC_4900mA
		99: FCC_4950mA
		100: FCC_5000mA
		101: FCC_5050mA
		102: FCC_5100mA
		103: FCC_5150mA
		104: FCC_5200mA
		105: FCC_5250mA
		106: FCC_5300mA
		107: FCC_5350mA
		108: FCC_5400mA
		109: FCC_5450mA

Bits	Name	Description
7 : 0	CHARGE_CURRENT_REFERENCE	110: FCC_5500mA 111: FCC_5550mA 112: FCC_5600mA 113: FCC_5650mA 114: FCC_5700mA 115: FCC_5750mA 116: FCC_5800mA 117: FCC_5850mA 118: FCC_5900mA 119: FCC_5950mA 120: FCC_6000mA 121: FCC_6050mA 122: FCC_6100mA 123: FCC_6150mA 124: FCC_6200mA 125: FCC_6250mA 126: FCC_6300mA 127: FCC_6350mA 128: FCC_6400mA 129: FCC_6450mA 130: FCC_6500mA 131: FCC_6550mA 132: FCC_6600mA 133: FCC_6650mA 134: FCC_6700mA 135: FCC_6750mA 136: FCC_6800mA 137: FCC_6850mA 138: FCC_6900mA 139: FCC_6950mA 140: FCC_7000mA 141: FCC_7050mA 142: FCC_7100mA 143: FCC_7150mA 144: FCC_7200mA 145: FCC_7250mA 146: FCC_7300mA 147: FCC_7350mA 148: FCC_7400mA 149: FCC_7450mA 150: FCC_7500mA 151: FCC_7550mA 152: FCC_7600mA 153: FCC_7650mA 154: FCC_7700mA 155: FCC_7750mA 156: FCC_7800mA 157: FCC_7850mA 158: FCC_7900mA 159: FCC_7950mA

SCHG_P_CHGR_BATTERY_CHARGER_STATUS_5 | 0x0000100B

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	ENABLE_FULLON_MODE	When high, fullon charge is enabled
1 : 1	ENABLE_PRE_CHARGING	When high, pre-charge is enabled
2 : 2	ENABLE_TRICKLE	When high, trickle charge is enabled
3 : 3	ENABLE_CHG_SENSORS	When high, enables charger sensors
4 : 4	CHARGING_ENABLE	Output of charger_enable block which is used as enable for rest of the blocks in battery_charger
5 : 5	FORCE_ZERO_CHARGE_CURRENT	When high, charge current is ramped down to zero due to input suspend or input swap.
6 : 6	DISABLE_CHARGING	When high, indicates that charging is disabled due to switcher or adapter reasons.
7 : 7	VALID_INPUT_POWER_SOURCE	When high, indicates that valid input source is connected

SCHG_P_CHGR_BATTERY_CHARGER_STATUS_6 | 0x0000100C

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	JEITA_ADC_THOT_AFP	Raw output from ADC JEITA comparator indicating too hot AFP condition
1 : 1	JEITA_ADC_THOT	Raw output from ADC JEITA comparator indicating too hot condition
2 : 2	JEITA_ADC_HOT	Raw output from ADC JEITA comparator indicating soft hot condition
3 : 3	JEITA_ADC_COLD	Raw output from ADC JEITA comparator indicating soft cold condition
4 : 4	JEITA_ADC_TCOLD	Raw output from ADC JEITA comparator indicating too cold condition
5 : 5	JEITA_ADC_TCOLD_AFP	Raw output from ADC JEITA comparator indicating too cold AFP condition
7 : 6	BATTERY_CHARGER_STATUS_6_7_6	Reserved

SCHG_P_CHGR_BATTERY_CHARGER_STATUS_7 | 0x0000100D**Type:**Read**Reset:** 0x00000000

Battery temperature status (JEITA conditions)

Bits	Name	Description
0 : 0	BAT_TEMP_STATUS_TOO_COLD_AFP	JEITA Cold Hard AFP Limit (AFP Cold)
1 : 1	BAT_TEMP_STATUS_TOO_HOT_AFP	JEITA Hot Hard AFP Limit (AFP Hot)
2 : 2	BAT_TEMP_STATUS_TOO_COLD	JEITA Cold Hard Limit (Too Cold)
3 : 3	BAT_TEMP_STATUS_TOO_HOT	JEITA Hot Hard Limit (Too Hot)
4 : 4	BAT_TEMP_STATUS_COLD_SOFT	JEITA Cold Soft Limit (Cool)
5 : 5	BAT_TEMP_STATUS_HOT_SOFT	JEITA Hot Soft Limit (Warm)
7 : 6	BATTERY_CHARGER_STATUS_7_7_6	Reserved

SCHG_P_CHGR_BATTERY_CHARGER_STATUS_8 | 0x0000100E**Type:**Read**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	GF_BATT_OV	De-glitched version of BATT_OV - When high indicates that BATT_OV was glitch filtered with 20msec.
1 : 1	TAPER_REGION	De-glitched version of TAPER - When high, indicates that the charger is in taper region (CV)
2 : 2	PRE_TERM	Output of analog comparator - When high indicates that charge current < termination current.
3 : 3	PRE_INHIBIT	Output of analog comparator - When high indicates that battery voltage is > inhibit threshold 0 = VBAT < INHIBIT_THRESHOLD 1 = VBAT > INHIBIT_THRESHOLD (VFLT - 50/100/200/300mV)

Bits	Name	Description
4 : 4	PRE_OVRV	Output of analog comparator - When high, indicates that battery voltage is > VBAT_OV threshold (VFLT + 100mV) 0 = VBAT < VBAT_OV threshold (VFLT + 100mV) 1 = VBAT > VBAT_OV threshold (VFLT + 100mV)
5 : 5	TAPER	Error amplifier output generated by comparing VFLT reference with actual battery voltage.
6 : 6	PRE_FULLON	Output of analog comparator - When high, indicates that battery voltage is > full-on threshold (Vsys_min). 0 = VBATT < VSYS_MIN 1 = VBATT > VSYS_MIN (Fast charge threshold)
7 : 7	VBATT_LT_2V	Output of analog comparator - When high, indicates VBATT is less than 2V (for Trickle charge). 0 = VBATT > 2V 1 = VBATT < 2V (Trickle charge threshold)

SCHG_P_CHGR_CHARGE_CURRENT_PRE_VPH_ALARM_CFG | 0x0000100F

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	CHARGE_CURRENT_PRE_VPH_ALARM	Charge current before vph_alaran algorithm. Fast Charge Current = DATA x 50mA.

SCHG_P_CHGR_INT_RT_STS | 0x00001010

Type:Read

Reset: 0x00000000

Interrupt Real Time Status Bits

Bits	Name	Description
0 : 0	CHGR_ERROR_RT_STS	Pulse signal; Generated if any of the following three event happens: safety timer expires, battery over-voltage condition occurs or battery is detected missing by algorithm. See BATTERY_CHARGER_STATUS_2.

Bits	Name	Description
1 : 1	CHARGING_STATE_CHANGE_RT_STS	Pulse signal; Generated on every state change of charging cycle: trickle, pre-charge, fast-charge, full-on, taper region, termination, recharge and inhibit mode. Each event can be enabled/disabled for generating interrupt in CC_STATE_INT_EN register. Charger status can be inquired in BATTERY_CHARGER_STATUS_1 register.
2 : 2	STEP_CHARGING_STATE_CHANGE_RT_STS	Pulse signal; Generated on every state change (change in charge current step) of step charging algorithm. See STEP_CHARGING_STATUS.
3 : 3	STEP_CHARGING_SOC_UPDATE_FAIL_RT_STS	Pulse signal; Generated when SOC update does not happen even after first step of requesting for SOC update, then this interrupt indicates that SOC update has failed, and step charging HW algorithm jumps to next state
4 : 4	STEP_CHARGING_SOC_UPDATE_REQUEST_RT_STS	Pulse signal; Generated when SOC update does not happen for programmed time, in order to request software to initiate SOC update.
5 : 5	FG_FVCAL_QUALIFIED_RT_STS	Pulse signal; Generated when float voltage value computed by ADC, for calibration purpose, is qualified by the charger (taper signal high during VBAT measurement). Not use in PMi8998.
6 : 6	VPH_ALARM_RT_STS	Level signal. High when VPH > VPH_ALARM threshold.
7 : 7	VPH_DROP_PRECHG_RT_STS	Level signal. High when VPH drops 100mV below VSYSMIN.

SCHG_P_CHGR_INT_SET_TYPE | 0x00001011

Type:Read

Reset: 0x000000FF

0 = use level trigger interrupts, 1 = use edge trigger interrupts

Bits	Name	Description
0 : 0	CHGR_ERROR_TYPE	No description provided for this bit field.
1 : 1	CHARGING_STATE_CHANGE_TYPE	No description provided for this bit field.
2 : 2	STEP_CHARGING_STATE_CHANGE_TYPE	No description provided for this bit field.

Bits	Name	Description
3 : 3	STEP_CHARGING_SOC_UPDATE_FAIL_TYPE	No description provided for this bit field.
4 : 4	STEP_CHARGING_SOC_UPDATE_REQUEST_TYPE	No description provided for this bit field.
5 : 5	FG_FVCAL_QUALIFIED_TYPE	No description provided for this bit field.
6 : 6	VPH_ALARM_TYPE	No description provided for this bit field.
7 : 7	VPH_DROP_PRECHG_TYPE	No description provided for this bit field.

SCHG_P_CHGR_INT_POLARITY_HIGH | 0x00001012

Type:Read

Reset: 0x000000FF

1= Interrupt will trigger on a level high (rising edge) event, 0 = level high triggering is disabled

Bits	Name	Description
0 : 0	CHGR_ERROR_HIGH	No description provided for this bit field.
1 : 1	CHARGING_STATE_CHANGE_HIGH	No description provided for this bit field.
2 : 2	STEP_CHARGING_STATE_CHANGE_HIGH	No description provided for this bit field.
3 : 3	STEP_CHARGING_SOC_UPDATE_FAIL_HIGH	No description provided for this bit field.
4 : 4	STEP_CHARGING_SOC_UPDATE_REQUEST_HIGH	No description provided for this bit field.
5 : 5	FG_FVCAL_QUALIFIED_HIGH	No description provided for this bit field.
6 : 6	VPH_ALARM_HIGH	No description provided for this bit field.
7 : 7	VPH_DROP_PRECHG_HIGH	No description provided for this bit field.

SCHG_P_CHGR_INT_POLARITY_LOW | 0x00001013

Type:Read/Write

Reset: 0x000000C0

'1' = Interrupt will trigger on a level low (falling edge) event, '0' = level low triggering is disabled

Bits	Name	Description
0 : 0	CHGR_ERROR_LOW	No description provided for this bit field.
1 : 1	CHARGING_STATE_CHANGE_LOW	No description provided for this bit field.
2 : 2	STEP_CHARGING_STATE_CHANGE_LOW	No description provided for this bit field.

Bits	Name	Description
3 : 3	STEP_CHARGING_SOC_UPDATE_FAIL_LOW	No description provided for this bit field.
4 : 4	STEP_CHARGING_SOC_UPDATE_REQUEST_LOW	No description provided for this bit field.
5 : 5	FG_FVCAL_QUALIFIED_LOW	No description provided for this bit field.
6 : 6	VPH_ALARM_LOW	No description provided for this bit field.
7 : 7	VPH_DROP_PRECHG_LOW	No description provided for this bit field.

SCHG_P_CHGR_INT_LATCHED_CLR | 0x00001014

Type:Write

Reset: 0x00000000

writing a '1' to this interrupt will rearm the interrupt when an interrupt is pending. It clears the internal sticky and sent bits

Bits	Name	Description
0 : 0	CHGR_ERROR_LATCHED_CLR	No description provided for this bit field.
1 : 1	CHARGING_STATE_CHANGE_LATCHED_CLR	No description provided for this bit field.
2 : 2	STEP_CHARGING_STATE_CHANGE_LATCHED_CLR	No description provided for this bit field.
3 : 3	STEP_CHARGING_SOC_UPDATE_FAIL_LATCHED_CLR	No description provided for this bit field.
4 : 4	STEP_CHARGING_SOC_UPDATE_REQUEST_LATCHED_CLR	No description provided for this bit field.
5 : 5	FG_FVCAL_QUALIFIED_LATCHED_CLR	No description provided for this bit field.
6 : 6	VPH_ALARM_LATCHED_CLR	No description provided for this bit field.
7 : 7	VPH_DROP_PRECHG_LATCHED_CLR	No description provided for this bit field.

SCHG_P_CHGR_INT_EN_SET | 0x00001015

Type:Read/Write

Reset: 0x00000000

writing '0' to this register has no effect. Writing a '1' will enable the corresponding interrupt. Reading this register will readback enable status PMIC_SET_MASK

Bits	Name	Description
0 : 0	CHGR_ERROR_EN_SET	No description provided for this bit field.

Bits	Name	Description
1 : 1	CHARGING_STATE_CHANGE_EN_SET	No description provided for this bit field.
2 : 2	STEP_CHARGING_STATE_CHANGE_EN_SET	No description provided for this bit field.
3 : 3	STEP_CHARGING_SOC_UPDATE_FAIL_EN_SET	No description provided for this bit field.
4 : 4	STEP_CHARGING_SOC_UPDATE_REQUEST_EN_SET	No description provided for this bit field.
5 : 5	FG_FVCAL_QUALIFIED_EN_SET	No description provided for this bit field.
6 : 6	VPH_ALARM_EN_SET	No description provided for this bit field.
7 : 7	VPH_DROP_PRECHG_EN_SET	No description provided for this bit field.

SCHG_P_CHGR_INT_EN_CLR | 0x00001016

Type:Read/Write

Reset: 0x00000000

writing '0' to this register has no effect. Writing a '1' will disable the corresponding interrupt. Reading this register will readback enable status PMIC_CLR_MASK=INT_EN_SET

Bits	Name	Description
0 : 0	CHGR_ERROR_EN_CLR	No description provided for this bit field.
1 : 1	CHARGING_STATE_CHANGE_EN_CLR	No description provided for this bit field.
2 : 2	STEP_CHARGING_STATE_CHANGE_EN_CLR	No description provided for this bit field.
3 : 3	STEP_CHARGING_SOC_UPDATE_FAIL_EN_CLR	No description provided for this bit field.
4 : 4	STEP_CHARGING_SOC_UPDATE_REQUEST_EN_CLR	No description provided for this bit field.
5 : 5	FG_FVCAL_QUALIFIED_EN_CLR	No description provided for this bit field.
6 : 6	VPH_ALARM_EN_CLR	No description provided for this bit field.
7 : 7	VPH_DROP_PRECHG_EN_CLR	No description provided for this bit field.

SCHG_P_CHGR_INT_LATCHED_STS | 0x00001018

Type:Read

Reset: 0x00000000

Debug: Latched (Sticky) Interrupt. '1' indicates that the interrupt has triggered. Once the latched bit is set it can only be cleared by writing the clear bit.

Bits	Name	Description
0 : 0	CHGR_ERROR_LATCHED_STS	No description provided for this bit field.
1 : 1	CHARGING_STATE_CHANGE_LATCHED_STS	No description provided for this bit field.
2 : 2	STEP_CHARGING_STATE_CHANGE_LATCHED_STS	No description provided for this bit field.
3 : 3	STEP_CHARGING_SOC_UPDATE_FAIL_LATCHED_STS	No description provided for this bit field.
4 : 4	STEP_CHARGING_SOC_UPDATE_REQUEST_LATCHED_STS	No description provided for this bit field.
5 : 5	FG_FVCAL_QUALIFIED_LATCHED_STS	No description provided for this bit field.
6 : 6	VPH_ALARM_LATCHED_STS	No description provided for this bit field.
7 : 7	VPH_DROP_PRECHG_LATCHED_STS	No description provided for this bit field.

SCHG_P_CHGR_INT_PENDING_STS | 0x00001019

Type:Read

Reset: 0x00000000

Debug: Pending is set if interrupt has been sent but not cleared.

Bits	Name	Description
0 : 0	CHGR_ERROR_PENDING_STS	No description provided for this bit field.
1 : 1	CHARGING_STATE_CHANGE_PENDING_STS	No description provided for this bit field.
2 : 2	STEP_CHARGING_STATE_CHANGE_PENDING_STS	No description provided for this bit field.
3 : 3	STEP_CHARGING_SOC_UPDATE_FAIL_PENDING_STS	No description provided for this bit field.
4 : 4	STEP_CHARGING_SOC_UPDATE_REQUEST_PENDING_STS	No description provided for this bit field.
5 : 5	FG_FVCAL_QUALIFIED_PENDING_STS	No description provided for this bit field.
6 : 6	VPH_ALARM_PENDING_STS	No description provided for this bit field.
7 : 7	VPH_DROP_PRECHG_PENDING_STS	No description provided for this bit field.

SCHG_P_CHGR_INT_MID_SEL | 0x0000101A

Type:Read/Write

Reset: 0x00000000

Selects the MID that will receive the interrupt

Bits	Name	Description
1 : 0	INT_MID_SEL	No description provided for this bit field.

SCHG_P_CHGR_INT_PRIORITY | 0x0000101B

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	INT_PRIORITY	No description provided for this bit field.

SCHG_P_CHGR_STEP_CHG_SOC_VBATT_V | 0x00001040

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	STEP_CHG_SOC_VBATT_V	Battery Open Circuit Voltage (OCV) or State of Charge (SOC) percentage as entered by an external source. This is used for three purpose: Step charging algorithm, SOC based recharge and SOC too low for OTG to start.

SCHG_P_CHGR_STEP_CHG_SOC_VBATT_V_UPDATE | 0x00001041

Type:Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	STEP_CHG_SOC_VBATT_V_UPDATE	Self-clearing command register that should be written every time the battery voltage or SOC register (STEP_CHG_SOC_VBATT_V) is updated. This indicates fresh data.

SCHG_P_CHGR_CHARGING_ENABLE_CMD | 0x00001042**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	CHARGING_ENABLE_CMD	Command bit to enable/disable charging 0 = Disabled 1 = Enabled 0: CHARGING_DISABLED 1: CHARGING_ENABLED
1 : 1	CHARGING_ENABLE_POFF	This bit sets the CHG_EN_CMD value when the PMIC powers off, which will be effective during the next power-on. 0: CHG_EN_CMD = 0 for the next power-on; suitable for LA customers, as if connecting CHG_EN pin (active low) to Low (Enabled). 1: CHG_EN_CMD = 1 for the next power-on; suitable for WP customers, as if connecting CHG_EN pin (active low) to High (Disabled). * This bit is added such that the same OTP program can support LA customers (Charging Enabled during power-on) and WP customers (Charging Disabled during power-on). * This bit should be set according to platform needs after power-on, such as during SBL. During power-off, PBS POFF or FAULT sequence reads the CHG_EN_POFF value and writes to the CHG_EN_CMD bit. 0: CHARGING_DISABLED_FOR_NEXT_PON 1: CHARGING_ENABLED_FOR_NEXT_PON

SCHG_P_CHGR_CHARGING_PAUSE_CMD | 0x00001043**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	CHARGING_PAUSE_CMD	Command bit to pause charging i.e. charger state machine remains in the same state but charging is temporarily disabled. This is used specially for QNOVO operation where charging needs to be periodically paused. 0 = Normal Charging 1 = Charging Paused 0: CHARGING_NOT_PAUSED 1: CHARGING_PAUSED

SCHG_P_CHGR_VPH_ALARM_RERUN_CMD | 0x00001044

Type:Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	VPH_ALARM_RERUN	Self-clearing command bit to trigger vph alarm algorithm rerun. When this bit is written, 1 clock wide pulse is created in HW, which is used to trigger rerun. On this trigger, charge current reference will start ramping up (at the rate of 50mA/30usec) until either FCC value is reached or VPH_HI_ALARM threshold is tripped.

SCHG_P_CHGR_ENABLE_BANDGAP_CMD | 0x00001045

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	ENABLE_BANDGAP_CMD	Command to force-on (bandgap and) charger references for SW workaround purpose. 0 = Charger references controlled by HW 1 = Charger references forced ON by SW 0: Charger_Ref_Controlled_by_HW 1: Charger_Ref_Forced_On_by_SW

SCHG_P_CHGR_CHGR_CFG1 | 0x00001050

Type:Read/Write

Reset: 0x00000038

PMIC_FTRIM

Bits	Name	Description
0 : 0	LOAD_BATT	Enables 10mA pulldown on VBATT. This could be used as SW control for VBATT pulldown. 0 = Disabled 1 = Enabled 0: VBATT_10MA_LOAD_DIS 1: VBATT_10MA_LOAD_EN
1 : 1	INCREASE_RCHG_TIMEOUT_CFG	Recharge glitch filter timeout: 0 = 20ms 1 = 5s (also pre_rchg glitch filter is reset on termination) 0: RECHARGE_GF_20MS 1: RECHARGE_GF_5S
2 : 2	TAPER_LOW_DEGLITCH_TIMEOUT	Sets the deglitch timeout value on falling edge of TAPER signal, which is used to bring charger state machine out of taper state and enter fullon state: 0 = 80ms 1 = 300ms 0: TAPER_LOW_DEGLITCH_TIMEOUT_80MS 1: TAPER_LOW_DEGLITCH_TIMEOUT_300MS
3 : 3	CC_ERROR_BATOV_EN_INT	Enable/disable for CHGR_ERROR INT triggerred by BAT_OV detected: 0 = Disable interrupt 1 = Enable interrupt 0: CHGR_ERROR_INT_BATOV_DIS 1: CHGR_ERROR_INT_BATOV_EN
4 : 4	CC_ERROR_SAFETY_TIMER_EN_INT	Enable/disable for CHGR_ERROR INT triggerred by safety timer expire detected: 0 = Disable interrupt 1 = Enable interrupt 0: CHGR_ERROR_INT_SAFETY_TIMER_DIS 1: CHGR_ERROR_INT_SAFETY_TIMER_EN
5 : 5	CC_ERROR_BMA_EN_INT	Enable/disable for CHGR_ERROR INT triggerred by BMA detected: 0 = Disable interrupt 1 = Enable interrupt 0: CHGR_ERROR_INT_BMA_DIS 1: CHGR_ERROR_INT_BMA_EN

Bits	Name	Description
6 : 6	MASK_BATTOV_DURING_JEITA	Control masking of BAT_OV during JEITA condition (its default value should be set to 0): 0 = Do not mask BAT_OV during JEITA condition causing VFLOAT to drop 1 = Mask BAT_OV during JEITA condition causing VFLOAT to drop 0: ALLOW_BATTOV_DURING_JEITA 1: MASK_BATTOV_DURING_JEITA
7 : 7	CHGR_CFG1_7	Reserved

SCHG_P_CHGR_CHGR_CFG2 | 0x00001051

Type:Read/Write

Reset: 0x0000002D

PMIC_FTRIM

Bits	Name	Description
0 : 0	CHARGER_INHIBIT	Enable charger inhibit feature based on VBAT (rather than based on Fuel Gauge hold-off): 0 = Disabled 1 = Enabled 0: CHG_INHIBIT_DIS 1: CHG_INHIBIT_EN
1 : 1	SOC_BASED_RECHG	Selects VBAT or SoC based recharge: 0 = Select VBAT based recharge (Recharge if VBAT ADC value drops below ADC_RECHARGE_THRESHOLD) 1 = Select SOC based recharge (Recharge if SOC value drops below RCHG_SOC_THRESHOLD) 0: VBAT_BASED_RECHG 1: SOC_BASED_RECHG
2 : 2	AUTO_RECHG	Enable/Disable for Automatic Re-Charge feature: 0 = Disabled 1 = Enabled 0: AUTO_RCHG_DIS 1: AUTO_RCHG_EN
3 : 3	I_TERM	Enable/Disable for current (analog comparator or IBAT ADC) based charging termination: 0 = Disabled 1 = Enabled 0: I_CHG_TERM_DIS 1: I_CHG_TERM_EN

Bits	Name	Description
4 : 4	BAT_OV_ECC	Allow BAT_OV Ends Charge Cycle: 0 = Disabled 1 = Enabled 0: BAT_OV_ENDS_CHG_CYCLE_DIS 1: BAT_OV_ENDS_CHG_CYCLE_EN
5 : 5	EN_FAVOR_IN	When set, it enables FAVOR_IN logic i.e. when we reach charge termination, VARB selects USBIN until recharge happens or USBIN drops below ASHDN/REVI threshold 0 = FAVOR_IN Disabled 1 = FAVOR_IN Enabled 0: FAVOR_IN_DIS 1: FAVOR_IN_EN

SCHG_P_CHGR_CHARGER_ENABLE_CFG | 0x00001052

Type:Read/Write

Reset: 0x0000003F

PMIC_FTRIM

Bits	Name	Description
0 : 0	FORCE_ZERO_CFG	Charge current soft-stop ramp-down configuration 0 = Ramp down the charge current while charging is disabled 1 = Ramp down the charge current to zero irrespective of charging being re-enabled during the ramp down or not 0: CHG_CUR_RAMPDWN_CFG1 1: CHG_CUR_RAMPDWN_CFG2
1 : 1	CHG_ENB_TIMEOUT_SETTING	(Time between enabling sensors and enabling charging) after input insertion 0 = 30msec 1 = 200/300msec (Timer is set to 200msec when BAT_MISS_ALG_EN is enabled and 300msec when BAT_MISS_ALG_EN is disabled. This is because when battery missing algorithm is enabled, it adds additional ~100msec delay on enabling charging) 0: CHG_ENB_TMR_30MS 1: CHG_ENB_TMR_300MS

Bits	Name	Description
7 : 2	TERM_QUALIFY	Selects which conditions are to be used for qualifying termination signal coming from FG: Bit 5 = When high, use d_a2d_bat_discharge as qualifying criteria Bit 4 = When high, use glitch filtered version of TAPER signal = 1 as qualifying criteria Bit 3 = When high, use raw TAPER signal = 1 as qualifying criteria Bit 2 = When high, use ESR pulse request = 0 as qualifying criteria Bit 1 = When high, use FG_BAN signal from FG = 0 as qualifying criteria (In kekaha, FG_BAN signal inside charger is tied to 0) Bit 0 = When high, use input current limited signal from charger analog (d_a2d_soft_ilimit) = 0 as qualifying criteria Setting bit to 0 will mask that corresponding qualification criteria

SCHG_P_CHGR_CFG | 0x00001053

Type:Read/Write

Reset: 0x00000060

PMIC_FTRIM

Bits	Name	Description
4 : 0	CFG_4_0	Reserved
5 : 5	ENABLE_CHGR_MAIN_HOLDOFF_TIMER	Determines whether to enable 30ms/300ms holdoff timer before charging begins: 0 = Do not enable 30ms/300ms holdoff timer 1 = Enable 30ms/300ms holdoff timer
6 : 6	CHGR_ADDITIONAL_300MS_HOLDOFF_TIMER_EN	Determines whether to enable 300ms holdoff timer on the rising edge of valid_input_power_source signal: 0 = Do not enable 300ms holdoff timer on the rising edge of valid_input_power_source 1 = Enable 300ms holdoff timer on the rising edge of valid_input_power_source 0: CHGR_ADDITIONAL_300MS_HOLDOFF_TIMER_DIS 1: CHGR_ADDITIONAL_300MS_HOLDOFF_TIMER_ENB
7 : 7	CHG_OPTION_PIN_TRIM	This trim bit is feedback to CHG_OPTION_PIN of reg 0x08 of SMBCHGL_CHGR peripheral. It is not used anywhere else in the design.

Type:Read/Write**Reset:** 0x0000007F

PMIC_FTRIM

Bits	Name	Description
0 : 0	CC_STATE_TERMINATE_EN_INT	Enable/disable for interrupt fired when Charge Cycle state changes to terminate: 0 = Disable interrupt 1 = Enable interrupt 0: CC_STATE_TERMINATE_DIS_INT 1: CC_STATE_TERMINATE_EN_INT
1 : 1	CC_STATE_INVALID_EN_INT	Enable/disable for interrupt fired when Charge Cycle state changes to invalid: 0 = Disable interrupt 1 = Enable interrupt 0: CC_STATE_INVALID_DIS_INT 1: CC_STATE_INVALID_EN_INT
2 : 2	CC_STATE_TAPER_EN_INT	Enable/disable for interrupt fired when Charge Cycle state changes to taper: 0 = Disable interrupt 1 = Enable interrupt 0: CC_STATE_TAPER_DIS_INT 1: CC_STATE_TAPER_EN_INT
3 : 3	CC_STATE_FULLON_EN_INT	Enable/disable for interrupt fired when Charge Cycle state changes to fullon: 0 = Disable interrupt 1 = Enable interrupt 0: CC_STATE_FULLON_DIS_INT 1: CC_STATE_FULLON_EN_INT
4 : 4	CC_STATE_PAUSE_EN_INT	Enable/disable for interrupt fired when Charge Cycle state changes to pause: 0 = Disable interrupt 1 = Enable interrupt
5 : 5	CC_STATE_PRECHARGE_EN_INT	Enable/disable for interrupt fired when Charge Cycle state changes to precharge: 0 = Disable interrupt 1 = Enable interrupt 0: CC_STATE_PRECHARGE_DIS_INT 1: CC_STATE_PRECHARGE_EN_INT

Bits	Name	Description
6 : 6	CC_STATE_TRICKLE_EN_INT	Enable/disable for interrupt fired when Charge Cycle state changes to trickle: 0 = Disable interrupt 1 = Enable interrupt 0: CC_STATE_TRICKLE_DIS_INT 1: CC_STATE_TRICKLE_EN_INT

SCHG_P_CHGR_BATTOV_GF_CFG | 0x00001055

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
1 : 0	BATTOV_GF_SEL	Sets the glitch filter timeout value for BATT OV condition: 00 = 5ms 01 = 10ms 10 = 15ms 11 = 20ms 0: BAT_OV_GF_5ms 1: BAT_OV_GF_10ms 2: BAT_OV_GF_15ms 3: BAT_OV_GF_20ms

SCHG_P_CHGR_VPH_ALARM_ALG_CFG | 0x00001056

Type:Read/Write

Reset: 0x00000001

PMIC_FTRIM

Bits	Name	Description
0 : 0	VPH_ALARM_ALG_EN	Enable/disable for VPH alarm algorithm: 0 = Disable algorithm to regulate charge current reference based on VPH alarm threshold 1 = Enable algorithm to regulate charge current reference based on VPH alarm threshold 0: VPH_HV_ALM_DIS 1: VPH_HV_ALM_EN

Bits	Name	Description
2 : 1	VPH_ALARM_GF_TIMER_CFG	Selects glitch filter for VPH ALARM threshold: 00 = 10us 01 = 100us 10 = 1ms 0: VPH_HV_ALM_GF_10us 1: VPH_HV_ALM_GF_100us 2: VPH_HV_ALM_GF_1000us

SCHG_P_CHGR_VPH_PRECHG_ALG_CFG | 0x00001057

Type:Read/Write

Reset: 0x00000001

PMIC_FTRIM

Bits	Name	Description
0 : 0	VPH_PRECHG_ALG_EN	Enable/disable for VPH pre-charge algorithm: 0 = Disable algorithm to regulate pre-charge current based on VPH threshold 1 = Enable algorithm to regulate pre-charge current based on VPH threshold 0: VPH_PRECHG_ALG_DIS 1: VPH_PRECHG_ALG_EN

SCHG_P_CHGR_VPH_OV_CFG | 0x00001058

Type:Read/Write

Reset: 0x00000003

PMIC_FTRIM

Bits	Name	Description
0 : 0	VPH_OV_HW_EN	Enable/disable logic to disable switcher when VPH crosses VPH OV threshold: 0 = Do not disable switcher on VPH OV 1 = Disable switcher on VPH OV 0: VPH_OV_DIS 1: VPH_OV_EN

Bits	Name	Description
2 : 1	VPH_OV_GF_TIMER_CFG	Selects glitch filter for VPH OV threshold: 00 = 10us 01 = 100us 10 = 1ms 0: VPH_OV_GF_10us 1: VPH_OV_GF_100us 2: VPH_OV_GF_1000us

SCHG_P_CHGR_PRE_CHARGE_CURRENT_CFG | 0x00001060

Type:Read/Write

Reset: 0x00000004

PMIC_FTRIM

Bits	Name	Description
2 : 0	PRE_CHARGE_CURRENT_SETTING	Sets the Pre-Charge Current from 100mA to 450mA in 50mA steps: 000 = 100mA 001 = 150mA 010 = 200mA 011 = 250mA 100 = 300mA 101 = 350mA 110 = 400mA 111 = 450mA 0: PCC_100mA 1: PCC_150mA 2: PCC_200mA 3: PCC_250mA 4: PCC_300mA 5: PCC_350mA 6: PCC_400mA 7: PCC_450mA

SCHG_P_CHGR_FAST_CHARGE_CURRENT_CFG | 0x00001061

Type:Read/Write

Reset: 0x00000028

PMIC_FTRIM

Bits	Name	Description
7 : 0	FAST_CHARGE_CURRENT_SETTING	Fast Charge Current = DATA x 50mA; DATA = 0 .. 160 Fast Charge Current = [0mA : 50mA : 8000mA] 0: FCC_0mA 1: FCC_50mA 2: FCC_100mA 3: FCC_150mA 4: FCC_200mA 5: FCC_250mA 6: FCC_300mA 7: FCC_350mA 8: FCC_400mA 9: FCC_450mA 10: FCC_500mA 11: FCC_550mA 12: FCC_600mA 13: FCC_650mA 14: FCC_700mA 15: FCC_750mA 16: FCC_800mA 17: FCC_850mA 18: FCC_900mA 19: FCC_950mA 20: FCC_1000mA 21: FCC_1050mA 22: FCC_1100mA 23: FCC_1150mA 24: FCC_1200mA 25: FCC_1250mA 26: FCC_1300mA 27: FCC_1350mA 28: FCC_1400mA 29: FCC_1450mA 30: FCC_1500mA 31: FCC_1550mA 32: FCC_1600mA 33: FCC_1650mA 34: FCC_1700mA 35: FCC_1750mA 36: FCC_1800mA 37: FCC_1850mA 38: FCC_1900mA 39: FCC_1950mA 40: FCC_2000mA 41: FCC_2050mA 42: FCC_2100mA 43: FCC_2150mA 44: FCC_2200mA 45: FCC_2250mA 46: FCC_2300mA 47: FCC_2350mA 48: FCC_2400mA 49: FCC_2450mA 50: FCC_2500mA 51: FCC_2550mA 52: FCC_2600mA 53: FCC_2650mA 54: FCC_2700mA

Bits	Name	Description
7 : 0	FAST_CHARGE_CURRENT_SETTING	55: FCC_2750mA
		56: FCC_2800mA
		57: FCC_2850mA
		58: FCC_2900mA
		59: FCC_2950mA
		60: FCC_3000mA
		61: FCC_3050mA
		62: FCC_3100mA
		63: FCC_3150mA
		64: FCC_3200mA
		65: FCC_3250mA
		66: FCC_3300mA
		67: FCC_3350mA
		68: FCC_3400mA
		69: FCC_3450mA
		70: FCC_3500mA
		71: FCC_3550mA
		72: FCC_3600mA
		73: FCC_3650mA
		74: FCC_3700mA
		75: FCC_3750mA
		76: FCC_3800mA
		77: FCC_3850mA
		78: FCC_3900mA
		79: FCC_3950mA
		80: FCC_4000mA
		81: FCC_4050mA
		82: FCC_4100mA
		83: FCC_4150mA
		84: FCC_4200mA
		85: FCC_4250mA
		86: FCC_4300mA
		87: FCC_4350mA
		88: FCC_4400mA
		89: FCC_4450mA
		90: FCC_4500mA
		91: FCC_4550mA
		92: FCC_4600mA
		93: FCC_4650mA
		94: FCC_4700mA
		95: FCC_4750mA
		96: FCC_4800mA
		97: FCC_4850mA
		98: FCC_4900mA
		99: FCC_4950mA
		100: FCC_5000mA
		101: FCC_5050mA
		102: FCC_5100mA
		103: FCC_5150mA
		104: FCC_5200mA
		105: FCC_5250mA
		106: FCC_5300mA
		107: FCC_5350mA
		108: FCC_5400mA
		109: FCC_5450mA

Bits	Name	Description
7 : 0	FAST_CHARGE_CURRENT_SETTING	110: FCC_5500mA 111: FCC_5550mA 112: FCC_5600mA 113: FCC_5650mA 114: FCC_5700mA 115: FCC_5750mA 116: FCC_5800mA 117: FCC_5850mA 118: FCC_5900mA 119: FCC_5950mA 120: FCC_6000mA 121: FCC_6050mA 122: FCC_6100mA 123: FCC_6150mA 124: FCC_6200mA 125: FCC_6250mA 126: FCC_6300mA 127: FCC_6350mA 128: FCC_6400mA 129: FCC_6450mA 130: FCC_6500mA 131: FCC_6550mA 132: FCC_6600mA 133: FCC_6650mA 134: FCC_6700mA 135: FCC_6750mA 136: FCC_6800mA 137: FCC_6850mA 138: FCC_6900mA 139: FCC_6950mA 140: FCC_7000mA 141: FCC_7050mA 142: FCC_7100mA 143: FCC_7150mA 144: FCC_7200mA 145: FCC_7250mA 146: FCC_7300mA 147: FCC_7350mA 148: FCC_7400mA 149: FCC_7450mA 150: FCC_7500mA 151: FCC_7550mA 152: FCC_7600mA 153: FCC_7650mA 154: FCC_7700mA 155: FCC_7750mA 156: FCC_7800mA 157: FCC_7850mA 158: FCC_7900mA 159: FCC_7950mA

SCHG_P_CHGR_CHARGE_CURRENT_TERMINATION_CFG | 0x00001062

Type:Read/Write

Reset: 0x00000004

PMIC_FTRIM

Bits	Name	Description
2 : 0	ANALOG_CHARGE_CURRENT_TERMINATION_SETTING	Select charge current termination threshold for the analog comparator (PRE_TERM). Range is from 100mA to 450mA in steps of 50mA. 000 = 100mA 001 = 150mA 010 = 200mA 011 = 250mA 100 = 300mA 101 = 350mA 110 = 400mA 111 = 450mA 0: ANA_ICHG_TERM_100mA 1: ANA_ICHG_TERM_150mA 2: ANA_ICHG_TERM_200mA 3: ANA_ICHG_TERM_250mA 4: ANA_ICHG_TERM_300mA 5: ANA_ICHG_TERM_350mA 6: ANA_ICHG_TERM_400mA 7: ANA_ICHG_TERM_450mA

SCHG_P_CHGR_TCCC_CHARGE_CURRENT_TERMINATION_CFG | 0x00001063

Type:Read/Write

Reset: 0x00000002

PMIC_FTRIM

Bits	Name	Description
3 : 0	TCCC_CHARGE_CURRENT_TERMINATION_SETTING	Option only used if termination charge current control algorithm is used Termination Charge Current = DATA x 50mA

SCHG_P_CHGR_CHARGE_CURRENT_SOFTSTART_SETTING_CFG | 0x00001064

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
1 : 0	CHARGE_CURRENT_SOFTSTART_SETTING	Charge current softstart/softstop setting 00 = 50mA/200us 01 = 50mA/100us 10 = 50mA/50us 11 = 50mA/25us 0: FCC_SS_50mA_200uS 1: FCC_SS_50mA_100uS 2: FCC_SS_50mA_50uS 3: FCC_SS_50mA_25uS

SCHG_P_CHGR_MAX_PRE_CHARGE_CURRENT_CFG | 0x00001065

Type:Read/Write

Reset: 0x00000007

PMIC_FTRIM, PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
2 : 0	MAX_PRE_CHARGE_CURRENT_SETTING	This is the lock register which caps the max pre-charge current setting. PRE_CHARGE_CURRENT_SETTING > MAX_PRE_CHARGE_CURRENT_SETTING will be ignored by HW. It ranges from 100mA to 450mA in 50mA steps: 000 = 100mA 001 = 150mA 010 = 200mA 011 = 250mA 100 = 300mA 101 = 350mA 110 = 400mA 111 = 450mA 0: MAX_PCC_100mA 1: MAX_PCC_150mA 2: MAX_PCC_200mA 3: MAX_PCC_250mA 4: MAX_PCC_300mA 5: MAX_PCC_350mA 6: MAX_PCC_400mA 7: MAX_PCC_450mA

SCHG_P_CHGR_MAX_FAST_CHARGE_CURRENT_CFG | 0x00001066

Type:Read/Write

Reset: 0x000000FF

PMIC_FTRIM, PMIC_LOCKEDBYBIT=LOCKBIT_D2

Qualcomm
Confidential - May Contain Trade Secrets
2025-12-26 07:07:13 GMT
wangguanran@meigsmart.com

Bits	Name	Description
7 : 0	MAX_FAST_CHARGE_CURRENT_SETTING	This is the lock register which caps the max fast charge current setting. FAST_CHARGE_CURRENT_SETTING > MAX_FAST_CHARGE_CURRENT_SETTING will be ignored by HW. Max Fast Charge Current = DATA x 50mA; DATA = 0 .. 160 Max Fast Charge Current = [0mA : 50mA : 8000mA] 0: MAX_FCC_0mA 1: MAX_FCC_50mA 2: MAX_FCC_100mA 3: MAX_FCC_150mA 4: MAX_FCC_200mA 5: MAX_FCC_250mA 6: MAX_FCC_300mA 7: MAX_FCC_350mA 8: MAX_FCC_400mA 9: MAX_FCC_450mA 10: MAX_FCC_500mA 11: MAX_FCC_550mA 12: MAX_FCC_600mA 13: MAX_FCC_650mA 14: MAX_FCC_700mA 15: MAX_FCC_750mA 16: MAX_FCC_800mA 17: MAX_FCC_850mA 18: MAX_FCC_900mA 19: MAX_FCC_950mA 20: MAX_FCC_1000mA 21: MAX_FCC_1050mA 22: MAX_FCC_1100mA 23: MAX_FCC_1150mA 24: MAX_FCC_1200mA 25: MAX_FCC_1250mA 26: MAX_FCC_1300mA 27: MAX_FCC_1350mA 28: MAX_FCC_1400mA 29: MAX_FCC_1450mA 30: MAX_FCC_1500mA 31: MAX_FCC_1550mA 32: MAX_FCC_1600mA 33: MAX_FCC_1650mA 34: MAX_FCC_1700mA 35: MAX_FCC_1750mA 36: MAX_FCC_1800mA 37: MAX_FCC_1850mA 38: MAX_FCC_1900mA 39: MAX_FCC_1950mA 40: MAX_FCC_2000mA 41: MAX_FCC_2050mA 42: MAX_FCC_2100mA 43: MAX_FCC_2150mA 44: MAX_FCC_2200mA 45: MAX_FCC_2250mA 46: MAX_FCC_2300mA 47: MAX_FCC_2350mA 48: MAX_FCC_2400mA 49: MAX_FCC_2450mA 50: MAX_FCC_2500mA 51: MAX_FCC_2550mA 52: MAX_FCC_2600mA 53: MAX_FCC_2650mA 54: MAX_FCC_2700mA

Bits	Name	Description
7 : 0	MAX_FAST_CHARGE_CURRENT_SETTING	55: MAX_FCC_2750mA
		56: MAX_FCC_2800mA
		57: MAX_FCC_2850mA
		58: MAX_FCC_2900mA
		59: MAX_FCC_2950mA
		60: MAX_FCC_3000mA
		61: MAX_FCC_3050mA
		62: MAX_FCC_3100mA
		63: MAX_FCC_3150mA
		64: MAX_FCC_3200mA
		65: MAX_FCC_3250mA
		66: MAX_FCC_3300mA
		67: MAX_FCC_3350mA
		68: MAX_FCC_3400mA
		69: MAX_FCC_3450mA
		70: MAX_FCC_3500mA
		71: MAX_FCC_3550mA
		72: MAX_FCC_3600mA
		73: MAX_FCC_3650mA
		74: MAX_FCC_3700mA
		75: MAX_FCC_3750mA
		76: MAX_FCC_3800mA
		77: MAX_FCC_3850mA
		78: MAX_FCC_3900mA
		79: MAX_FCC_3950mA
		80: MAX_FCC_4000mA
		81: MAX_FCC_4050mA
		82: MAX_FCC_4100mA
		83: MAX_FCC_4150mA
		84: MAX_FCC_4200mA
		85: MAX_FCC_4250mA
		86: MAX_FCC_4300mA
		87: MAX_FCC_4350mA
		88: MAX_FCC_4400mA
		89: MAX_FCC_4450mA
		90: MAX_FCC_4500mA
		91: MAX_FCC_4550mA
		92: MAX_FCC_4600mA
		93: MAX_FCC_4650mA
		94: MAX_FCC_4700mA
		95: MAX_FCC_4750mA
		96: MAX_FCC_4800mA
		97: MAX_FCC_4850mA
		98: MAX_FCC_4900mA
		99: MAX_FCC_4950mA
		100: MAX_FCC_5000mA
		101: MAX_FCC_5050mA
		102: MAX_FCC_5100mA
		103: MAX_FCC_5150mA
		104: MAX_FCC_5200mA
		105: MAX_FCC_5250mA
		106: MAX_FCC_5300mA
		107: MAX_FCC_5350mA
		108: MAX_FCC_5400mA
		109: MAX_FCC_5450mA

Bits	Name	Description
7 : 0	MAX_FAST_CHARGE_CURRENT_SETTING	110: MAX_FCC_5500mA 111: MAX_FCC_5550mA 112: MAX_FCC_5600mA 113: MAX_FCC_5650mA 114: MAX_FCC_5700mA 115: MAX_FCC_5750mA 116: MAX_FCC_5800mA 117: MAX_FCC_5850mA 118: MAX_FCC_5900mA 119: MAX_FCC_5950mA 120: MAX_FCC_6000mA 121: MAX_FCC_6050mA 122: MAX_FCC_6100mA 123: MAX_FCC_6150mA 124: MAX_FCC_6200mA 125: MAX_FCC_6250mA 126: MAX_FCC_6300mA 127: MAX_FCC_6350mA 128: MAX_FCC_6400mA 129: MAX_FCC_6450mA 130: MAX_FCC_6500mA 131: MAX_FCC_6550mA 132: MAX_FCC_6600mA 133: MAX_FCC_6650mA 134: MAX_FCC_6700mA 135: MAX_FCC_6750mA 136: MAX_FCC_6800mA 137: MAX_FCC_6850mA 138: MAX_FCC_6900mA 139: MAX_FCC_6950mA 140: MAX_FCC_7000mA 141: MAX_FCC_7050mA 142: MAX_FCC_7100mA 143: MAX_FCC_7150mA 144: MAX_FCC_7200mA 145: MAX_FCC_7250mA 146: MAX_FCC_7300mA 147: MAX_FCC_7350mA 148: MAX_FCC_7400mA 149: MAX_FCC_7450mA 150: MAX_FCC_7500mA 151: MAX_FCC_7550mA 152: MAX_FCC_7600mA 153: MAX_FCC_7650mA 154: MAX_FCC_7700mA 155: MAX_FCC_7750mA 156: MAX_FCC_7800mA 157: MAX_FCC_7850mA 158: MAX_FCC_7900mA 159: MAX_FCC_7950mA

SCHG_P_CHGR_ADC_ITEM_UP_THD_MSB | 0x00001067

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
7 : 0	ADC_ITEM_UP_THD_MSB	MSB [15:8] bits of IBAT ADC based charge termination upper threshold. ADC_ITEM_UP_THD [15:0] is in the format of 16-bit 2's complementary, range from 8000 (-10A charging) to 7FFF (10A discharging). Example: 0xFD71 = -200mA charging.

SCHG_P_CHGR_ADC_ITEM_UP_THD_LSB | 0x00001068

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
7 : 0	ADC_ITEM_UP_THD_LSB	LSB [7:0] bits of IBAT ADC based charge termination upper threshold.

SCHG_P_CHGR_ADC_ITEM_LO_THD_MSB | 0x00001069

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
7 : 0	ADC_ITEM_LO_THD_MSB	MSB [15:8] bits of IBAT ADC based charge termination lower threshold, which is intended to cover IADC measurement inaccuracy. ADC_ITEM_UP_THD [15:0] is in the format of 16-bit 2's complementary, range from 8000 (-10A charging) to 7FFF (10A discharging). Example: 0x00A3 = 50mA discharging.

SCHG_P_CHGR_ADC_ITEM_LO_THD_LSB | 0x0000106A

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
7 : 0	ADC_TERM_LO_THD_LSB	LSB [7:0] bits of IBAT ADC based charge termination lower threshold.

SCHG_P_CHGR_NO_OF_SAMPLE_FOR_TERM_RCHG_CFG | 0x0000106B

Type:Read/Write

Reset: 0x0000000A

PMIC_FTRIM

Bits	Name	Description
1 : 0	NO_OF_SAMPLE_FOR_TERM	Sets number of consecutive IADC samples (indicating IBATT < termination threshold) to decide charge termination: 00 = 1 sample 01 = 2 consecutive samples 10 = 3 consecutive samples 11 = 4 consecutive samples
3 : 2	NO_OF_SAMPLE_FOR_RCHG	Sets number of consecutive VADC samples (indicating VBATT < recharge threshold) to decide recharging: 00 = 1 sample 01 = 2 consecutive samples 10 = 3 consecutive samples 11 = 4 consecutive samples

SCHG_P_CHGR_ADC_TERM_CFG | 0x0000106C

Type:Read/Write

Reset: 0x0000000A

PMIC_FTRIM

Bits	Name	Description
0 : 0	TERM_BASED_ON_SYNC_CONV_OR_SAMPLE_CNT	Select termination based on sync conversion pulse or no. of unsuccessful ibatt samples: 0 = Use sync conversion pulse to qualify termination 1 = Use number of unsuccessful ibatt samples to qualify termination

Bits	Name	Description
2 : 1	CHGR_IADC_SYNC_CONV_TIMEOUT	Selects duration for which charger would make IADC request for termination: 00 = 25ms 01 = 50ms 10 = 100ms 11 = 200ms
3 : 3	USING_FG_OR_CHGR_REQ_FOR_RCHG	Selects FG or CHGR request for determining recharge: 0 = Using FG request 1 = Using CHGR request

SCHG_P_CHGR_ADC_TERM_CFG_2 | 0x0000106D

Type:Read/Write

Reset: 0x0000000A

PMIC_FTRIM

Bits	Name	Description
4 : 0	MAX_FAILED_IBATT_SAMPLE_FOR_TERM	Set max number of IBATT samples, within one conversion cycle, to disregard termination

SCHG_P_CHGR_FLOAT_VOLTAGE_CFG | 0x00001070

Type:Read/Write

Reset: 0x0000003C

PMIC_FTRIM

Bits	Name	Description
7 : 0	FLOAT_VOLTAGE_SETTING	Float Voltage = $3.6V + (DATA \times 10mV)$; DATA = 0 .. 119 Float Voltage = [3.6V : 10mV : 4.79V] 0: FV_3p60V 1: FV_3p61V 2: FV_3p62V 3: FV_3p63V 4: FV_3p64V 5: FV_3p65V 6: FV_3p66V 7: FV_3p67V 8: FV_3p68V 9: FV_3p69V 10: FV_3p70V 11: FV_3p71V 12: FV_3p72V 13: FV_3p73V 14: FV_3p74V 15: FV_3p75V 16: FV_3p76V 17: FV_3p77V 18: FV_3p78V 19: FV_3p79V 20: FV_3p80V 21: FV_3p81V 22: FV_3p82V 23: FV_3p83V 24: FV_3p84V 25: FV_3p85V 26: FV_3p86V 27: FV_3p87V 28: FV_3p88V 29: FV_3p89V 30: FV_3p90V 31: FV_3p91V 32: FV_3p92V 33: FV_3p93V 34: FV_3p94V 35: FV_3p95V 36: FV_3p96V 37: FV_3p97V 38: FV_3p98V 39: FV_3p99V 40: FV_4p00V 41: FV_4p01V 42: FV_4p02V 43: FV_4p03V 44: FV_4p04V 45: FV_4p05V 46: FV_4p06V 47: FV_4p07V 48: FV_4p08V 49: FV_4p09V 50: FV_4p10V 51: FV_4p11V 52: FV_4p12V 53: FV_4p13V 54: FV_4p14V

Bits	Name	Description
7 : 0	FLOAT_VOLTAGE_SETTING	55: FV_4p15V 56: FV_4p16V 57: FV_4p17V 58: FV_4p18V 59: FV_4p19V 60: FV_4p20V 61: FV_4p21V 62: FV_4p22V 63: FV_4p23V 64: FV_4p24V 65: FV_4p25V 66: FV_4p26V 67: FV_4p27V 68: FV_4p28V 69: FV_4p29V 70: FV_4p30V 71: FV_4p31V 72: FV_4p32V 73: FV_4p33V 74: FV_4p34V 75: FV_4p35V 76: FV_4p36V 77: FV_4p37V 78: FV_4p38V 79: FV_4p39V 80: FV_4p40V 81: FV_4p41V 82: FV_4p42V 83: FV_4p43V 84: FV_4p44V 85: FV_4p45V 86: FV_4p46V 87: FV_4p47V 88: FV_4p48V 89: FV_4p49V 90: FV_4p50V 91: FV_4p51V 92: FV_4p52V 93: FV_4p53V 94: FV_4p54V 95: FV_4p55V 96: FV_4p56V 97: FV_4p57V 98: FV_4p58V 99: FV_4p59V 100: FV_4p60V 101: FV_4p61V 102: FV_4p62V 103: FV_4p63V 104: FV_4p64V 105: FV_4p65V 106: FV_4p66V 107: FV_4p67V 108: FV_4p68V 109: FV_4p69V

Bits	Name	Description
7 : 0	FLOAT_VOLTAGE_SETTING	110: FV_4p70V 111: FV_4p71V 112: FV_4p72V 113: FV_4p73V 114: FV_4p74V 115: FV_4p75V 116: FV_4p76V 117: FV_4p77V 118: FV_4p78V

SCHG_P_CHGR_AUTO_FLOAT_VOLTAGE_COMPENSATION_CFG | 0x00001071

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM, PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
4 : 0	AFVC_4_0	Reserved
5 : 5	EN_TAPER_AFVC	Enables AFVC circuit in TAPER mode: 0 = Disable AFVC circuit in TAPER mode 1 = Enable AFVC circuit in TAPER mode
6 : 6	EN_AFVC	Enables AFVC circuit in analog: 0 = Disable AFVC circuit 1 = Enable AFVC circuit

SCHG_P_CHGR_CHARGE_INHIBIT_THRESHOLD_CFG | 0x00001072

Type:Read/Write

Reset: 0x00000001

PMIC_FTRIM

Bits	Name	Description
1 : 0	CHARGE_INHIBIT_THRESHOLD	Analog sensor based charge inhibit threshold (used only when USE_ANALOG_CHARGING_LEVELS = 1) 00 = VFLT-50mV 01 = VFLT-100mV 10 = VFLT-200mV 11 = VFLT-300mV 0: INHIBIT_ANALOG_VFLT_MINUS_50MV 1: INHIBIT_ANALOG_VFLT_MINUS_100MV 2: INHIBIT_ANALOG_VFLT_MINUS_200MV 3: INHIBIT_ANALOG_VFLT_MINUS_300MV

SCHG_P_CHGR_FV_ADJUST | 0x00001074

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
4 : 0	FLOAT_VOLTAGE_ADJUSTMENT	Software writes the float voltage adjustment value based on FG reading. Unit is 10mV and is signed number (2's compliment format),,,'

SCHG_P_CHGR_FV_HYSTERESIS_CFG | 0x00001075

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
3 : 0	THRESH_HYSTERESIS_CFG	This is negative hysteresis (THRESH_HYSTERESIS_CFG * 30mV) on pre-to-fast and full-on threshold (in digital comparator mode only). For example, once vbatt crosses full-on threshold, it will disable full-on if vbatt drops below (full-on thrshold - (THRESH_HYSTERESIS_CFG * 30mV)). (used only when FVC_ALG_ENABLE = 1 and USE_ANALOG_CHARGING_LEVELS = 0)

Bits	Name	Description
7 : 4	FV_DROP_HYSTERESIS_CFG	Set digital control based hysteresis on float voltage. During TAPER (CV) region, if the battery voltage reference drops by (FV_DROP_HYSTERESIS_CFG * 30mV) below float voltage setting, then charging is terminated. If this condition happens, that means system is pulling current from the battery causing its voltage to drop. In such condition, we are not really in CV mode and so there is no point in staying in CV loop. (used only when USE_ANALOG_CHARGING_LEVELS = 0)

SCHG_P_CHGR_MAX_FLOAT_VOLTAGE_CFG | 0x00001076

Type:Read/Write

Reset: 0x000000FF

PMIC_FTRIM, PMIC_LOCKEDBYBIT=LOCKBIT_D2

Qualcomm
Confidential - May Contain Trade Secrets
2025-12-26 07:07:13 GMT
wangguanran@meigsmart.com

Bits	Name	Description
7 : 0	MAX_FLOAT_VOLTAGE_SETTING	This is the lock register which caps the max float voltage setting. FLOAT_VOLTAGE_SETTING > MAX_FLOAT_VOLTAGE_SETTING will be ignored by HW. Max Float Voltage = 3.6V + (DATA x 10mV); DATA = 0 .. 119 Max Float Voltage = [3.6V : 10mV : 4.79V] 0: MAX_FV_3p60V 1: MAX_FV_3p61V 2: MAX_FV_3p62V 3: MAX_FV_3p63V 4: MAX_FV_3p64V 5: MAX_FV_3p65V 6: MAX_FV_3p66V 7: MAX_FV_3p67V 8: MAX_FV_3p68V 9: MAX_FV_3p69V 10: MAX_FV_3p70V 11: MAX_FV_3p71V 12: MAX_FV_3p72V 13: MAX_FV_3p73V 14: MAX_FV_3p74V 15: MAX_FV_3p75V 16: MAX_FV_3p76V 17: MAX_FV_3p77V 18: MAX_FV_3p78V 19: MAX_FV_3p79V 20: MAX_FV_3p80V 21: MAX_FV_3p81V 22: MAX_FV_3p82V 23: MAX_FV_3p83V 24: MAX_FV_3p84V 25: MAX_FV_3p85V 26: MAX_FV_3p86V 27: MAX_FV_3p87V 28: MAX_FV_3p88V 29: MAX_FV_3p89V 30: MAX_FV_3p90V 31: MAX_FV_3p91V 32: MAX_FV_3p92V 33: MAX_FV_3p93V 34: MAX_FV_3p94V 35: MAX_FV_3p95V 36: MAX_FV_3p96V 37: MAX_FV_3p97V 38: MAX_FV_3p98V 39: MAX_FV_3p99V 40: MAX_FV_4p00V 41: MAX_FV_4p01V 42: MAX_FV_4p02V 43: MAX_FV_4p03V 44: MAX_FV_4p04V 45: MAX_FV_4p05V 46: MAX_FV_4p06V 47: MAX_FV_4p07V 48: MAX_FV_4p08V 49: MAX_FV_4p09V 50: MAX_FV_4p10V 51: MAX_FV_4p11V 52: MAX_FV_4p12V 53: MAX_FV_4p13V 54: MAX_FV_4p14V

Bits	Name	Description
7 : 0	MAX_FLOAT_VOLTAGE_SETTING	55: MAX_FV_4p15V 56: MAX_FV_4p16V 57: MAX_FV_4p17V 58: MAX_FV_4p18V 59: MAX_FV_4p19V 60: MAX_FV_4p20V 61: MAX_FV_4p21V 62: MAX_FV_4p22V 63: MAX_FV_4p23V 64: MAX_FV_4p24V 65: MAX_FV_4p25V 66: MAX_FV_4p26V 67: MAX_FV_4p27V 68: MAX_FV_4p28V 69: MAX_FV_4p29V 70: MAX_FV_4p30V 71: MAX_FV_4p31V 72: MAX_FV_4p32V 73: MAX_FV_4p33V 74: MAX_FV_4p34V 75: MAX_FV_4p35V 76: MAX_FV_4p36V 77: MAX_FV_4p37V 78: MAX_FV_4p38V 79: MAX_FV_4p39V 80: MAX_FV_4p40V 81: MAX_FV_4p41V 82: MAX_FV_4p42V 83: MAX_FV_4p43V 84: MAX_FV_4p44V 85: MAX_FV_4p45V 86: MAX_FV_4p46V 87: MAX_FV_4p47V 88: MAX_FV_4p48V 89: MAX_FV_4p49V 90: MAX_FV_4p50V 91: MAX_FV_4p51V 92: MAX_FV_4p52V 93: MAX_FV_4p53V 94: MAX_FV_4p54V 95: MAX_FV_4p55V 96: MAX_FV_4p56V 97: MAX_FV_4p57V 98: MAX_FV_4p58V 99: MAX_FV_4p59V 100: MAX_FV_4p60V 101: MAX_FV_4p61V 102: MAX_FV_4p62V 103: MAX_FV_4p63V 104: MAX_FV_4p64V 105: MAX_FV_4p65V 106: MAX_FV_4p66V 107: MAX_FV_4p67V 108: MAX_FV_4p68V 109: MAX_FV_4p69V

Bits	Name	Description
7 : 0	MAX_FLOAT_VOLTAGE_SETTING	110: MAX_FV_4p70V 111: MAX_FV_4p71V 112: MAX_FV_4p72V 113: MAX_FV_4p73V 114: MAX_FV_4p74V 115: MAX_FV_4p75V 116: MAX_FV_4p76V 117: MAX_FV_4p77V 118: MAX_FV_4p78V

SCHG_P_CHGR_FV_CAL_CFG | 0x00001077

Type:Read/Write

Reset: 0x00000012

PMIC_FTRIM

Bits	Name	Description
2 : 0	FV_CALIBRATION_CFG	Used only when TERMINATION_ALG_ENABLE = 1: 0 = Each time wait for update from FG before decrementing the charge current in taper region 1 = On every other decrement of charge current (in taper region), wait for FG update 2 = On every 3th decrement of charge current (in taper region), wait for FG update 3 = On every 4th decrement of charge current (in taper region), wait for FG update 4 = On every 5th decrement of charge current (in taper region), wait for FG update 5 = On every 6th decrement of charge current (in taper region), wait for FG update 6 = On every 7th decrement of charge current (in taper region), wait for FG update 7 = Disable this feature (do not wait for update from FG)
3 : 3	SUBTRACT_CC_DURING_ESR	Determine whether to reduce charge current by some amount or jump to one of the configurable charge current value: 0 = When ESR pulse comes, charge current is changed to one of the four set values 1 = When ESR pulse comes, charge current is reduced by set amount 0: JUMP_CC_DURING_ESR 1: SUBTRACT_CC_DURING_ESR

Bits	Name	Description
4 : 4	EN_FCC_CHANGE_DURING_ESR	This bit allows changing of charge current reference during ESR pulse (charge current reference value during ESR will be decided by FG): 0 = Do not change charge current reference during ESR pulse 1 = Change charge current reference to FG specified value during ESR pulse

SCHG_P_CHGR_FG_VADC_DISQ_THRESH | 0x00001078

Type:Read/Write

Reset: 0x0000000F

PMIC_FTRIM

Bits	Name	Description
7 : 0	VADC_DISQUAL_THRESH	Disqualifying event threshold for VBATT=VFLOAT check based on ADC. If TAPER goes low for less than (DATA x 640usec) during one conversion cycle, then VBATT could be considered to be at VFLOAT and interrupt could be generated. This value should be selected based on duration of one conversion cycle. 0: VADC_DISQUAL_OF_OP0_PERCENT 1: VADC_DISQUAL_OF_OP1_PERCENT 2: VADC_DISQUAL_OF_OP2_PERCENT 3: VADC_DISQUAL_OF_OP3_PERCENT 4: VADC_DISQUAL_OF_OP4_PERCENT 5: VADC_DISQUAL_OF_OP5_PERCENT 6: VADC_DISQUAL_OF_OP6_PERCENT 7: VADC_DISQUAL_OF_OP7_PERCENT 8: VADC_DISQUAL_OF_OP8_PERCENT 9: VADC_DISQUAL_OF_OP9_PERCENT 10: VADC_DISQUAL_OF_1P0_PERCENT 11: VADC_DISQUAL_OF_1P1_PERCENT 12: VADC_DISQUAL_OF_1P2_PERCENT 13: VADC_DISQUAL_OF_1P3_PERCENT 14: VADC_DISQUAL_OF_1P4_PERCENT 15: VADC_DISQUAL_OF_1P5_PERCENT

SCHG_P_CHGR_FG_IADC_DISQ_THRESH | 0x00001079

Type:Read/Write

Reset: 0x0000000F

PMIC_FTRIM

Bits	Name	Description
7 : 0	IADC_DISQUAL_THRESH	Disqualifying event threshold for termination based on ADC. If termination conditions go low for less than (DATA x 640usec) during one conversion cycle, then termination will be successful, else termination will not happen. This value should be selected based on duration of one conversion cycle. 0: IADC_DISQUAL_OF_0P0_PERCENT 1: IADC_DISQUAL_OF_0P1_PERCENT 2: IADC_DISQUAL_OF_0P2_PERCENT 3: IADC_DISQUAL_OF_0P3_PERCENT 4: IADC_DISQUAL_OF_0P4_PERCENT 5: IADC_DISQUAL_OF_0P5_PERCENT 6: IADC_DISQUAL_OF_0P6_PERCENT 7: IADC_DISQUAL_OF_0P7_PERCENT 8: IADC_DISQUAL_OF_0P8_PERCENT 9: IADC_DISQUAL_OF_0P9_PERCENT 10: IADC_DISQUAL_OF_1P0_PERCENT 11: IADC_DISQUAL_OF_1P1_PERCENT 12: IADC_DISQUAL_OF_1P2_PERCENT 13: IADC_DISQUAL_OF_1P3_PERCENT 14: IADC_DISQUAL_OF_1P4_PERCENT 15: IADC_DISQUAL_OF_1P5_PERCENT

SCHG_P_CHGR_FG_CHG_SOC_INTERFACE_SEL | 0x0000107A

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
0 : 0	SOC_FROM_FG_SEL	Select SOC value from FG or from the charger SOC register 0x1040: 0 = Use SOC value from FG 1 = Use SOC register STEP_CHG_SOC_VBATT_V

SCHG_P_CHGR_FG_BCL_CHG_INTERFACE | 0x0000107B

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
0 : 0	ESR_PULSE	When ESR_PULSE_SEL (0x7C) = 1, FG driven esr_pulse signal is ignored and software can control it through this register. It is used as a backup option incase FG driven signal is'nt functioning as expected.
4 : 1	ESR_FASTCHG_DECR_CFG	When ESR_FASTCHG_DECR_CFG_SEL (0x7C) = 1, FG driven esr_fastchg_decr_cfg signal is ignored and software can control it through this register. It is used as a backup option incase FG driven signal is'nt functioning as expected. 0: FG_ESR_FASTCHG_DECR_CFG_LOW 1: FG_ESR_FASTCHG_DECR_CFG_HIGH
5 : 5	FG_HOLDOFF_CHARGING	When FG_HOLDOFF_CHARGING_SEL (0x7C) = 1, FG driven fg_holdoff_charging signal is ignored and software can control it through this register. It is used as a backup option incase FG driven signal is'nt functioning as expected.
6 : 6	IVADC_SYNC_CONV	When IVADC_SYNC_CONV_SEL (0x7C) = 1, FG driven ivadc_sync_conv signal is ignored and software can control it through this register. It is used as a backup option incase FG driven signal is'nt functioning as expected.
7 : 7	BCL_BATFET_OPEN	When BCL_BATFET_OPEN_SEL (0x7C) = 1, BCL driven bcl_batfet_open signal is ignored and software can control it through this register. It is used as a backup option incase FG driven signal is'nt functioning as expected.

SCHG_P_CHGR_FG_BCL_CHG_INTERFACE_SEL | 0x0000107C

Type:Read/Write

Reset: 0x00000010

PMIC_FTRIM

Bits	Name	Description
0 : 0	ESR_PULSE_SEL	It is used as a backup option to bypass FG driven signal: 0 = Charger uses FG driven ESR pulse signal 1 = Charger uses RIF register ESR_PULSE (0x7B) as esr_pulse signal

Bits	Name	Description
1 : 1	ESR_FASTCHG_DECR_CFG_SEL	It is used as a backup option incase FG driven signal is'nt functioning as expected. 0 = Charger uses FG driven esr_fastchg_decr_cfg signal 1 = Charger uses ESR_FASTCHG_DECR_CFG (0x7B) as esr_fastchg_decr_cfg signal 0: FG_ESR_FASTCHG_DECR_CFG_SEL_LOW 1: FG_ESR_FASTCHG_DECR_CFG_SEL_HIGH
2 : 2	FG_HOLDOFF_CHARGING_SEL	It is used as a backup option to bypass FG driven signal: 0 = Charger uses FG driven fg_holdoff_charging signal 1 = Charger uses RIF register FG_HOLDOFF_CHARGING (0x7B) as fg_holdoff_charging signal
3 : 3	IVADC_SYNC_CONV_SEL	It is used as a backup option to bypass FG driven signal: 0 = Charger uses FG driven ivadc_sync_conv signal 1 = Charger uses RIF register IVADC_SYNC_CONV (0x7B) as fg_ivadc_sync_conv signal
4 : 4	BCL_BATFET_OPEN_SEL	It is used as a backup option to bypass BCL driven signal: 0 = Charger uses BCL driven BATFET open signal 1 = Charger uses RIF register BCL_BATFET_OPEN (0x7B) as bcl_batfet_open signal

SCHG_P_CHGR_RCHG_SOC_THRESHOLD_CFG | 0x0000107D

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
7 : 0	RCHG_SOC_THRESHOLD	Sets SOC based recharge threshold. When SOC drops below this recharge SOC threshold, then recharge begins

SCHG_P_CHGR_ADC_RECHARGE_THRESHOLD_MSB | 0x0000107E

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
7 : 0	ADC_RECHARGE_THRESHOLD_MSB	MSB [15:8] bits of VBAT ADC based Recharge threshold. ADC_RECHARGE_THRESHOLD [15:0] is 16-bit unsigned. 1 LSB = 194.6uV. Example: 0x544A = 4.2V.

SCHG_P_CHGR_ADC_RECHARGE_THRESHOLD_LSB | 0x0000107F

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
7 : 0	ADC_RECHARGE_THRESHOLD_LSB	LSB [7:0] bits of VBAT ADC based Recharge threshold.

SCHG_P_CHGR_FVC_CHARGE_INHIBIT_THRESHOLD_CFG | 0x00001080

Type:Read/Write

Reset: 0x00000008

PMIC_FTRIM

Bits	Name	Description
5 : 0	FVC_CHARGE_INHIBIT_THRESHOLD	Option only used if float voltage control algorithm is used FVC Charge Inhibit Voltage = FVC Recharge Voltage + Data x 10mV (used only when USE_ANALOG_CHARGING_LEVELS = 0)

SCHG_P_CHGR_FVC_RECHARGE_THRESHOLD_CFG | 0x00001081

Type:Read/Write

Reset: 0x00000066

PMIC_FTRIM

Bits	Name	Description
7 : 0	FVC_RECHARGE_THRESHOLD	Option only used if float voltage control algorithm is used FVC Recharge Voltage = 3.6V + (DATA x 10mV) (used only when USE_ANALOG_CHARGING_LEVELS = 0)

SCHG_P_CHGR_FVC_CC_MODE_GLITCH_FILTER_SEL_CFG | 0x00001084

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
1 : 0	FVC_CC_MODE_GLITCH_FILTER_SEL	Selects the glitch filter value for TAPER low during CC mode (used only when USE_ANALOG_CHARGING_LEVELS = 0): 00 = 100ms 01 = 50ms 10 = 24ms 11 = 16ms When the TAPER is low for the programmed glitch filter value, battery voltage reference decrements by 1 step (10mV)

SCHG_P_CHGR_FVC_TERMINATION_GLITCH_FILTER_SEL_CFG | 0x00001085

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
1 : 0	FVC_TERMINATION_GLITCH_FILTER_SEL	Termination softstop glitch filter selection i.e. it decides the ramp down rate of charge current in taper region (used only when TERMINATION_ALG_ENABLE = 1) 00 = 100ms 01 = 50ms 10 = 25ms 11 = 1ms

SCHG_P_CHGR_JEITA_FVCOMP_COLD_CFG | 0x00001086

Type:Read/Write

Reset: 0x0000000E

PMIC_FTRIM, PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	JEITA_FVCOMP_COLD	JEITA Float Voltage Compensation when in battery temperature cold soft-limit JEITA Float Voltage = Float Voltage - (DATA x 10mV)

SCHG_P_CHGR_JEITA_EN_CFG | 0x00001090

Type:Read/Write

Reset: 0x0000001F

PMIC_FTRIM, PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
0 : 0	JEITA_EN_COLD_SL_CCC	JEITA Cold Soft-Limit Charge Current Compensation 0 = Disable 1 = Enable 0: JEITA_COLD_SOFT_LIMIT_CC_COMP_DIS 1: JEITA_COLD_SOFT_LIMIT_CC_COMP_EN
1 : 1	JEITA_EN_HOT_SL_CCC	JEITA Hot Soft-Limit Charge Current Compensation 0 = Disable 1 = Enable 0: JEITA_HOT_SOFT_LIMIT_CC_COMP_DIS 1: JEITA_HOT_SOFT_LIMIT_CC_COMP_EN
2 : 2	JEITA_EN_COLD_SL_FCV	JEITA Cold Soft-Limit Float Voltage Compensation 0 = Disable 1 = Enable 0: JEITA_COLD_SOFT_LIMIT_FV_COMP_DIS 1: JEITA_COLD_SOFT_LIMIT_FV_COMP_EN
3 : 3	JEITA_EN_HOT_SL_FCV	JEITA Hot Soft-Limit Float Voltage Compensation 0 = Disable 1 = Enable 0: JEITA_HOT_SOFT_LIMIT_FV_COMP_DIS 1: JEITA_HOT_SOFT_LIMIT_FV_COMP_EN
4 : 4	JEITA_EN_HARDLIMIT	JEITA Temperature Hard Limit Pauses Charging 0 = Disabled 1 = Enabled 0: JEITA_TEMP_HARD_LIMIT_DIS 1: JEITA_TEMP_HARD_LIMIT_EN

Bits	Name	Description
5 : 5	JEITA_EN_FVCOMP_IN_CV	JEITA hot/cold soft/hard Limit reduces float voltage in CV mode 0 = Disabled 1 = Enabled 0: JEITA_EN_FVCOMP_IN_CV_DIS 1: JEITA_EN_FVCOMP_IN_CV_EN
6 : 6	JEITA_EN_AFP_COLD	JEITA COLD condition triggers AFP mode: 0 = DISABLE 1 = ENABLE 0: JEITA_EN_AFP_COLD_DIS 1: JEITA_EN_AFP_COLD_EN
7 : 7	JEITA_EN_AFP_HOT	JEITA HOT condition triggers AFP mode: 0 = DISABLE 1 = ENABLE 0: JEITA_EN_AFP_HOT_DIS 1: JEITA_EN_AFP_HOT_EN

SCHG_P_CHGR_JEITA_FVCOMP_HOT_CFG | 0x00001091

Type:Read/Write

Reset: 0x0000000E

PMIC_FTRIM, PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	JEITA_FVCOMP_HOT	JEITA Float Voltage Compensation when in battery temperature hot soft-limit JEITA Float Voltage = Float Voltage - (DATA x 10mV)

SCHG_P_CHGR_JEITA_CCCOMP_HOT_CFG | 0x00001092

Type:Read/Write

Reset: 0x00000028

PMIC_FTRIM, PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	JEITA_CCCOMP_HOT	JEITA Charge Current Compensation when in battery temperature hot soft-limit JEITA CC = min(Pre Charge Current, Fast Charge Current - DATA x 50mA) if in pre-charge JEITA CC = Fast Charge Current - DATA x 50mA if in fast-charge

SCHG_P_CHGR_JEITA_CCCOMP_COLD_CFG | 0x00001093**Type:**Read/Write**Reset:** 0x00000028

PMIC_FTRIM, PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	JEITA_CCCOMP_COLD	JEITA Charge Current Compensation when in battery temperature cold soft-limit JEITA CC = min(Pre Charge Current, Fast Charge Current - DATA x 50mA) if in pre-charge JEITA CC = Fast Charge Current - DATA x 50mA if in fast-charge

SCHG_P_CHGR_JEITA_HOT_THRESHOLD_MSB | 0x00001094**Type:**Read/Write**Reset:** 0x00000000

JEITA thresholds should be set based on battery thermistor parameters, and VADC measurement result:
Example: For JEITA_HOT_THRESHOLD of 45C: - Battery thermistor with 100kOhm @ 25C and B = 4250K; its resistance is 42.6kOhm @ 45C - When measured with VADC w/ 100kOhm Rpu and 1.875V VREF, the VADC input is 0.543V - The corresponding VADC code is $0.543V/7.5V \times 115600 = 0x20B8$ PMIC_FTRIM, PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	JEITA_HOT_THRESHOLD_MSB	JEITA Hot threshold MSB bits [15:8]

SCHG_P_CHGR_JEITA_HOT_THRESHOLD_LSB | 0x00001095**Type:**Read/Write**Reset:** 0x00000000

PMIC_FTRIM, PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	JEITA_HOT_THRESHOLD_LSB	JEITA Hot threshold LSB bits [7:0]

SCHG_P_CHGR_JEITA_COLD_THRESHOLD_MSB | 0x00001096

Type:Read/Write

Reset: 0x00000000

JEITA_COLD_THRESHOLD = 10C: 0x4CCC PMIC_FTRIM, PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	JEITA_COLD_THRESHOLD_MSB	JEITA Cold threshold MSB bits [15:8]

SCHG_P_CHGR_JEITA_COLD_THRESHOLD_LSB | 0x00001097

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM, PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	JEITA_COLD_THRESHOLD_LSB	JEITA Cold threshold LSB bits [7:0]

SCHG_P_CHGR_JEITA_THOT_THRESHOLD_MSB | 0x00001098

Type:Read/Write

Reset: 0x00000000

JEITA_THOT_THRESHOLD = 55C: 0x181D PMIC_FTRIM, PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	JEITA_THOT_THRESHOLD_MSB	JEITA TooHot threshold MSB bits [15:8]

SCHG_P_CHGR_JEITA_THOT_THRESHOLD_LSB | 0x00001099

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM, PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	JEITA_THOT_THRESHOLD_LSB	JEITA TooHot threshold LSB bits [7:0]

SCHG_P_CHGR_JEITA_TCOLD_THRESHOLD_MSB | 0x0000109A

Type:Read/Write

Reset: 0x00000000

JEITA_TCOLD_THRESHOLD = 0C: 0x58CD PMIC_FTRIM, PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	JEITA_TCOLD_THRESHOLD_MSB	JEITA TooCold threshold MSB bits [15:8]

SCHG_P_CHGR_JEITA_TCOLD_THRESHOLD_LSB | 0x0000109B

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM, PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	JEITA_TCOLD_THRESHOLD_LSB	JEITA TooCold threshold LSB bits [7:0]

SCHG_P_CHGR_JEITA_THOT_AFP_THRESHOLD_MSB | 0x0000109C

Type:Read/Write

Reset: 0x00000000

JEITA_THOT_AFP_THRESHOLD = 75C: 0x0CE8 PMIC_FTRIM, PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	JEITA_THOT_AFP_THRESHOLD_MSB	JEITA TooHot AFP threshold MSB bits [15:8]

SCHG_P_CHGR_JEITA_THOT_AFP_THRESHOLD_LSB | 0x0000109D

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM, PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	JEITA_THOT_AFP_THRESHOLD_LSB	JEITA TooHot AFP threshold LSB bits [7:0]

SCHG_P_CHGR_JEITA_TCOLD_AFP_THRESHOLD_MSB | 0x0000109E

Type:Read/Write

Reset: 0x00000000

JEITA_TCOLD_AFP_THRESHOLD = -20C: 0x6897 PMIC_FTRIM, PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	JEITA_TCOLD_AFP_THRESHOLD_MSB	JEITA TooCold AFP threshold MSB bits [15:8]

SCHG_P_CHGR_JEITA_TCOLD_AFP_THRESHOLD_LSB | 0x0000109F

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM, PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	JEITA_TCOLD_AFP_THRESHOLD_LSB	JEITA TooCold AFP threshold LSB bits [7:0]

SCHG_P_CHGR_SAFETY_TIMER_ENABLE_CFG | 0x000010A0

Type:Read/Write

Reset: 0x00000003

PMIC_FTRIM, PMIC_LOCKEDBYBIT=LOCKBIT_D2

Confidential - Qualcomm Technologies, Inc. and/or its affiliated companies - May Contain Trade Secrets

MAY CONTAIN U.S. AND INTERNATIONAL EXPORT CONTROLLED INFORMATION

Bits	Name	Description
0 : 0	FAST_CHARGE_SAFETY_TIMER_EN	Fast-charge Safety Timer Enable 0 = Fast charge safety timer is disabled 1 = Fast charge safety timer is enabled
1 : 1	PRE_CHARGE_SAFETY_TIMER_EN	Pre-charge Safety Timer Enable 0 = Pre-charge safety timer is disabled 1 = Pre-charge safety timer is enabled

SCHG_P_CHGR_PRE_CHARGE_SAFETY_TIMER_CFG | 0x000010A1

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM, PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
1 : 0	PRECHARGE_SAFETY_TIMER	Pre Charge Safety Timer Timeout 00 = 24min 01 = 48min 10 = 96min 11 = 192min 0: PC_TMOUT_24MIN 1: PC_TMOUT_48MIN 2: PC_TMOUT_96MIN 3: PC_TMOUT_192MIN

SCHG_P_CHGR_FAST_CHARGE_SAFETY_TIMER_CFG | 0x000010A2

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM, PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
1 : 0	FAST_CHARGE_SAFETY_TIMER	Fast Charge Safety Timer Timeout 00 = 192min 01 = 384min 10 = 768min 11 = 1536min 0: FC_TMOUT_192MIN 1: FC_TMOUT_384MIN 2: FC_TMOUT_768MIN 3: FC_TMOUT_1536MIN

SCHG_P_CHGR_STEP_CHG_MODE_CFG | 0x000010B0

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
0 : 0	STEP_CHARGING_ENABLE	Enables/Disables step charging algorithm: 0 = Disabled 1 = Enabled 0: STEP_CHARGING_DISABLED 1: STEP_CHARGING_ENABLED
1 : 1	STEP_CHARGING_SOURCE_SELECT	Selects the source for determining the transition of charge current step: 0 = Battery voltage control (Float voltage control algorithm maintains digital representation of VBATT and that is used to determine the transition point) 1 = State of charge control (SW periodically writes to the SOC register and this register is used to determine the transition point) 0: STEP_CHARGING_CONTROL_FROM_VBATT 1: STEP_CHARGING_CONTROL_FROM_SOC
2 : 2	STEP_CHARGING_MODE_SELECT	Determine the mode of step charging: 0 = Standard mode (relies on VBATT or SOC updates from software) 1 = Autonomous mode (Wait for VBATT to reach VFLOAT and then jump to next step) 0: STEP_CHARGING_STANDARD_MODE 1: STEP_CHARGING_AUTONOMOUS_MODE

Bits	Name	Description
3 : 3	STEP_CHARGING_SOC_FAIL_OPTION	Decides action to take when SW has failed to do SOC write in defined time: 0 = Go to next state in step charging 1 = Go to final state in step charging (through other states) 0: STEP_CHARGING_SOC_FAIL_NEXT_STEP 1: STEP_CHARGING_SOC_FAIL_LAST_STEP

SCHG_P_CHGR_STEP_CHG_SOC_OR_BATT_V_UPDATE_REQUEST_TIMEOUT_CFG | 0x000010B1

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
1 : 0	STEP_CHG_SOC_OR_BATT_V_UPDATE_REQUEST_TIMEOUT	Only used when STEP_CHARGING_ENABLE = 1 Step Charging Update request Timeout 00 = 5s 01 = 10s 10 = 20s 11 = 40s 0: STEP_CHG_SOC_OR_BATT_V_UPDATE_REQUEST_TIMEOUT_5S 1: STEP_CHG_SOC_OR_BATT_V_UPDATE_REQUEST_TIMEOUT_10S 2: STEP_CHG_SOC_OR_BATT_V_UPDATE_REQUEST_TIMEOUT_20S 3: STEP_CHG_SOC_OR_BATT_V_UPDATE_REQUEST_TIMEOUT_40S

SCHG_P_CHGR_STEP_CHG_SOC_OR_BATT_V_UPDATE_FAIL_TIMEOUT_CFG | 0x000010B2

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
1 : 0	STEP_CHG_SOC_OR_BATT_V_UPDATE_FAIL_TIMEOUT	Only used when STEP_CHARGING_ENABLE = 1 Step Charging Update fail Timeout 00 = 10s 01 = 30s 10 = 60s 11 = 120s 0: STEP_CHG_SOC_OR_BATT_V_UPDATE_FAIL_TIMEOUT_10S 1: STEP_CHG_SOC_OR_BATT_V_UPDATE_FAIL_TIMEOUT_30S 2: STEP_CHG_SOC_OR_BATT_V_UPDATE_FAIL_TIMEOUT_60S 3: STEP_CHG_SOC_OR_BATT_V_UPDATE_FAIL_TIMEOUT_120S

SCHG_P_CHGR_STEP_CHG_SOC_OR_BATT_V_THRESHOLD1 | 0x000010B3

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Qualcomm

Confidential - May Contain Trade Secrets

2025-12-26 07:07:13 GMT

wangguanran@meigsmart.com

Bits	Name	Description
6 : 0	STEP_CHG_SOC_OR_BATT_V_THRESHOLD1	Only used when STEP_CHARGING_ENABLE = 1 Step charging SOC or Battery Voltage Threshold Value 1 (use same mapping as STEP_CHG_SOC_VBATT_V) Battery Voltage Threshold Value = 3.4875V + (data x 15mV) SOC Threshold Value: Mapping is same as of STEP_CHG_SOC_VBATT_V register except that this threshold value is multiplied by 2 before comparing against STEP_CHG_SOC_VBATT_V. SOC register is 8-bits and this SOC threshold register is 7-bits. Threshold is multiplied by 2 before comparing it with SOC register STEP_CHG_SOC_VBATT_V. There is flexibility in how you can map the SOC values to these 8-bits. For eg: one possibility is 0% -> 8'h00 and 100% -> 8'h64. The only point to consider here is that the thresholds should be programmed with the same scale. So if you want the first threshold to be 20%, then program first threshold as 8'h0A (i.e. 10 will be multiplied by 2 internally to become 20). In this example 1 SOC step = 1%. You can have resolution up to ~0.4% (100/255) on STEP_CHG_SOC_VBATT_V and resolution of ~0.8% (100/127) on SOC Thresholds. 0: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x00 1: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x01 2: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x02 3: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x03 4: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x04 5: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x05 6: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x06 7: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x07 8: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x08 9: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x09 10: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x0a 11: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x0b 12: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x0c 13: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x0d 14: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x0e 15: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x0f 16: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x10 17: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x11 18: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x12 19: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x13 20: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x14 21: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x15 22: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x16 23: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x17 24: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x18 25: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x19 26: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x1a 27: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x1b 28: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x1c 29: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x1d 30: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x1e 31: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x1f 32: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x20 33: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x21 34: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x22 35: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x23 36: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x24 37: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x25 38: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x26 39: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x27 40: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x28 41: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x29 42: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x2a 43: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x2b 44: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x2c 45: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x2d 46: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x2e 47: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x2f 48: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x30 49: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x31 50: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x32 51: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x33 52: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x34 53: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x35 54: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x36

Bits	Name	Description
6 : 0	STEP_CHG_SOC_OR_BATT_V_THRESHOLD1	55: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x37 56: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x38 57: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x39 58: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x3a 59: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x3b 60: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x3c 61: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x3d 62: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x3e 63: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x3f 64: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x40 65: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x41 66: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x42 67: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x43 68: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x44 69: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x45 70: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x46 71: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x47 72: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x48 73: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x49 74: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x4a 75: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x4b 76: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x4c 77: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x4d 78: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x4e 79: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x4f 80: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x50 81: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x51 82: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x52 83: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x53 84: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x54 85: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x55 86: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x56 87: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x57 88: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x58 89: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x59 90: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x5a 91: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x5b 92: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x5c 93: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x5d 94: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x5e 95: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x5f 96: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x60 97: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x61 98: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x62 99: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x63 100: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x64 101: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x65 102: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x66 103: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x67 104: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x68 105: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x69 106: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x6a 107: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x6b 108: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x6c 109: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x6d

Bits	Name	Description
6 : 0	STEP_CHG_SOC_OR_BATT_V_THRESHOLD1	110: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x6e 111: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x6f 112: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x70 113: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x71 114: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x72 115: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x73 116: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x74 117: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x75 118: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x76 119: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x77 120: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x78 121: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x79 122: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x7a 123: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x7b 124: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x7c 125: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x7d 126: STEP_CHG_SOC_OR_BATT_V_THRESHOLD1_0x7e

SCHG_P_CHGR_STEP_CHG_SOC_OR_BATT_V_THRESHOLD2 | 0x000010B4

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Qualcomm
Confidential - May Contain Trade Secrets
2025-12-26 07:07:13 GMT
wangguanran@meigsmart.com

Bits	Name	Description
6 : 0	STEP_CHG_SOC_OR_BATT_V_THRESHOLD2	Only used when STEP_CHARGING_ENABLE = 1 Step charging SOC or Battery Voltage Threshold Value 2 (use same mapping as STEP_CHG_SOC_VBATT_V) Battery Voltage Threshold Value = 3.4875V + (data x 15mV) SOC Threshold Value: Mapping is same as of STEP_CHG_SOC_VBATT_V register except that this threshold value is multiplied by 2 before comparing against STEP_CHG_SOC_VBATT_V. SOC register is 8-bits and this SOC threshold register is 7-bits. Threshold is multiplied by 2 before comparing it with SOC register STEP_CHG_SOC_VBATT_V. There is flexibility in how you can map the SOC values to these 8-bits. For eg: one possibility is 0% -> 8'h00 and 100% -> 8'h64. The only point to consider here is that the thresholds should be programmed with the same scale. So if you want the first threshold to be 20%, then program first threshold as 8'h0A (i.e. 10 will be multiplied by 2 internally to become 20). In this example 1 SOC step = 1%. You can have resolution up to ~0.4% (100/255) on STEP_CHG_SOC_VBATT_V and resolution of ~0.8% (100/127) on SOC Thresholds. 0: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x00 1: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x01 2: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x02 3: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x03 4: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x04 5: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x05 6: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x06 7: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x07 8: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x08 9: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x09 10: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x0a 11: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x0b 12: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x0c 13: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x0d 14: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x0e 15: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x0f 16: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x10 17: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x11 18: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x12 19: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x13 20: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x14 21: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x15 22: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x16 23: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x17 24: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x18 25: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x19 26: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x1a 27: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x1b 28: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x1c 29: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x1d 30: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x1e 31: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x1f 32: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x20 33: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x21 34: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x22 35: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x23 36: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x24 37: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x25 38: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x26 39: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x27 40: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x28 41: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x29 42: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x2a 43: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x2b 44: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x2c 45: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x2d 46: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x2e 47: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x2f 48: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x30 49: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x31 50: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x32 51: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x33 52: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x34 53: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x35 54: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x36

Bits	Name	Description
6 : 0	STEP_CHG_SOC_OR_BATT_V_THRESHOLD2	55: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x37 56: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x38 57: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x39 58: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x3a 59: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x3b 60: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x3c 61: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x3d 62: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x3e 63: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x3f 64: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x40 65: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x41 66: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x42 67: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x43 68: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x44 69: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x45 70: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x46 71: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x47 72: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x48 73: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x49 74: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x4a 75: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x4b 76: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x4c 77: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x4d 78: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x4e 79: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x4f 80: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x50 81: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x51 82: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x52 83: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x53 84: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x54 85: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x55 86: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x56 87: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x57 88: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x58 89: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x59 90: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x5a 91: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x5b 92: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x5c 93: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x5d 94: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x5e 95: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x5f 96: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x60 97: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x61 98: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x62 99: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x63 100: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x64 101: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x65 102: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x66 103: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x67 104: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x68 105: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x69 106: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x6a 107: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x6b 108: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x6c 109: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x6d

Bits	Name	Description
6 : 0	STEP_CHG_SOC_OR_BATT_V_THRESHOLD2	110: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x6e 111: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x6f 112: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x70 113: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x71 114: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x72 115: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x73 116: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x74 117: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x75 118: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x76 119: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x77 120: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x78 121: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x79 122: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x7a 123: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x7b 124: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x7c 125: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x7d 126: STEP_CHG_SOC_OR_BATT_V_THRESHOLD2_0x7e

SCHG_P_CHGR_STEP_CHG_SOC_OR_BATT_V_THRESHOLD3 | 0x000010B5

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Qualcomm
Confidential - May Contain Trade Secrets
2025-12-26 07:07:13 GMT
wangguanran@meigsmart.com

Bits	Name	Description
6 : 0	STEP_CHG_SOC_OR_BATT_V_THRESHOLD3	Only used when STEP_CHARGING_ENABLE = 1 Step charging SOC or Battery Voltage Threshold Value 3 (use same mapping as STEP_CHG_SOC_VBATT_V) Battery Voltage Threshold Value = 3.4875V + (data x 15mV) SOC Threshold Value: Mapping is same as of STEP_CHG_SOC_VBATT_V register except that this threshold value is multiplied by 2 before comparing against STEP_CHG_SOC_VBATT_V. SOC register is 8-bits and this SOC threshold register is 7-bits. Threshold is multiplied by 2 before comparing it with SOC register STEP_CHG_SOC_VBATT_V. There is flexibility in how you can map the SOC values to these 8-bits. For eg: one possibility is 0% -> 8'h00 and 100% -> 8'h64. The only point to consider here is that the thresholds should be programmed with the same scale. So if you want the first threshold to be 20%, then program first threshold as 8'h0A (i.e. 10 will be multiplied by 2 internally to become 20). In this example 1 SOC step = 1%. You can have resolution up to ~0.4% (100/255) on STEP_CHG_SOC_VBATT_V and resolution of ~0.8% (100/127) on SOC Thresholds. 0: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x00 1: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x01 2: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x02 3: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x03 4: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x04 5: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x05 6: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x06 7: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x07 8: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x08 9: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x09 10: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x0a 11: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x0b 12: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x0c 13: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x0d 14: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x0e 15: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x0f 16: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x10 17: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x11 18: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x12 19: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x13 20: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x14 21: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x15 22: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x16 23: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x17 24: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x18 25: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x19 26: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x1a 27: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x1b 28: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x1c 29: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x1d 30: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x1e 31: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x1f 32: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x20 33: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x21 34: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x22 35: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x23 36: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x24 37: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x25 38: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x26 39: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x27 40: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x28 41: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x29 42: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x2a 43: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x2b 44: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x2c 45: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x2d 46: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x2e 47: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x2f 48: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x30 49: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x31 50: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x32 51: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x33 52: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x34 53: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x35 54: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x36

Bits	Name	Description
6 : 0	STEP_CHG_SOC_OR_BATT_V_THRESHOLD3	55: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x37 56: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x38 57: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x39 58: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x3a 59: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x3b 60: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x3c 61: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x3d 62: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x3e 63: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x3f 64: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x40 65: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x41 66: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x42 67: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x43 68: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x44 69: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x45 70: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x46 71: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x47 72: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x48 73: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x49 74: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x4a 75: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x4b 76: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x4c 77: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x4d 78: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x4e 79: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x4f 80: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x50 81: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x51 82: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x52 83: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x53 84: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x54 85: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x55 86: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x56 87: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x57 88: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x58 89: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x59 90: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x5a 91: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x5b 92: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x5c 93: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x5d 94: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x5e 95: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x5f 96: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x60 97: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x61 98: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x62 99: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x63 100: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x64 101: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x65 102: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x66 103: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x67 104: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x68 105: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x69 106: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x6a 107: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x6b 108: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x6c 109: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x6d

Bits	Name	Description
6 : 0	STEP_CHG_SOC_OR_BATT_V_THRESHOLD3	110: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x6e 111: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x6f 112: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x70 113: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x71 114: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x72 115: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x73 116: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x74 117: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x75 118: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x76 119: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x77 120: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x78 121: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x79 122: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x7a 123: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x7b 124: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x7c 125: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x7d 126: STEP_CHG_SOC_OR_BATT_V_THRESHOLD3_0x7e

SCHG_P_CHGR_STEP_CHG_SOC_OR_BATT_V_THRESHOLD4 | 0x000010B6

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Qualcomm
Confidential - May Contain Trade Secrets
2025-12-26 07:07:13 GMT
wangguanran@meigsmart.com

Bits	Name	Description
6 : 0	STEP_CHG_SOC_OR_BATT_V_THRESHOLD4	Only used when STEP_CHARGING_ENABLE = 1 Step charging SOC or Battery Voltage Threshold Value 4 (use same mapping as STEP_CHG_SOC_VBATT_V) Battery Voltage Threshold Value = 3.4875V + (data x 15mV) SOC Threshold Value: Mapping is same as of STEP_CHG_SOC_VBATT_V register except that this threshold value is multiplied by 2 before comparing against STEP_CHG_SOC_VBATT_V. SOC register is 8-bits and this SOC threshold register is 7-bits. Threshold is multiplied by 2 before comparing it with SOC register STEP_CHG_SOC_VBATT_V. There is flexibility in how you can map the SOC values to these 8-bits. For eg: one possibility is 0% -> 8'h00 and 100% -> 8'h64. The only point to consider here is that the thresholds should be programmed with the same scale. So if you want the first threshold to be 20%, then program first threshold as 8'h0A (i.e. 10 will be multiplied by 2 internally to become 20). In this example 1 SOC step = 1%. You can have resolution up to ~0.4% (100/255) on STEP_CHG_SOC_VBATT_V and resolution of ~0.8% (100/127) on SOC Thresholds. 0: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x00 1: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x01 2: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x02 3: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x03 4: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x04 5: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x05 6: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x06 7: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x07 8: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x08 9: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x09 10: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x0a 11: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x0b 12: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x0c 13: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x0d 14: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x0e 15: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x0f 16: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x10 17: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x11 18: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x12 19: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x13 20: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x14 21: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x15 22: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x16 23: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x17 24: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x18 25: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x19 26: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x1a 27: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x1b 28: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x1c 29: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x1d 30: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x1e 31: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x1f 32: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x20 33: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x21 34: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x22 35: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x23 36: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x24 37: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x25 38: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x26 39: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x27 40: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x28 41: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x29 42: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x2a 43: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x2b 44: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x2c 45: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x2d 46: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x2e 47: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x2f 48: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x30 49: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x31 50: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x32 51: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x33 52: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x34 53: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x35 54: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x36

Bits	Name	Description
6 : 0	STEP_CHG_SOC_OR_BATT_V_THRESHOLD4	55: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x37 56: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x38 57: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x39 58: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x3a 59: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x3b 60: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x3c 61: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x3d 62: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x3e 63: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x3f 64: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x40 65: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x41 66: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x42 67: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x43 68: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x44 69: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x45 70: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x46 71: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x47 72: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x48 73: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x49 74: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x4a 75: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x4b 76: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x4c 77: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x4d 78: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x4e 79: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x4f 80: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x50 81: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x51 82: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x52 83: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x53 84: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x54 85: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x55 86: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x56 87: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x57 88: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x58 89: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x59 90: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x5a 91: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x5b 92: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x5c 93: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x5d 94: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x5e 95: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x5f 96: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x60 97: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x61 98: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x62 99: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x63 100: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x64 101: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x65 102: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x66 103: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x67 104: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x68 105: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x69 106: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x6a 107: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x6b 108: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x6c 109: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x6d

Bits	Name	Description
6 : 0	STEP_CHG_SOC_OR_BATT_V_THRESHOLD4	110: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x6e 111: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x6f 112: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x70 113: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x71 114: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x72 115: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x73 116: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x74 117: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x75 118: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x76 119: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x77 120: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x78 121: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x79 122: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x7a 123: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x7b 124: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x7c 125: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x7d 126: STEP_CHG_SOC_OR_BATT_V_THRESHOLD4_0x7e

SCHG_P_CHGR_STEP_CHG_CURRENT_DELTA1 | 0x000010B7

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Qualcomm
Confidential - May Contain Trade Secrets
2025-12-26 07:07:13 GMT
wangguanran@meigsmart.com

Bits	Name	Description
5 : 0	STEP_CHG_CURRENT_DELTA1	Only used when STEP_CHARGING_ENABLE = 1 Step charging charge current delta for step1 = (DATA (2's complement) + 1) x 100mA 0: STEP_CHG_CURRENT_DELTA1_PLUS_100MA 1: STEP_CHG_CURRENT_DELTA1_PLUS_200MA 2: STEP_CHG_CURRENT_DELTA1_PLUS_300MA 3: STEP_CHG_CURRENT_DELTA1_PLUS_400MA 4: STEP_CHG_CURRENT_DELTA1_PLUS_500MA 5: STEP_CHG_CURRENT_DELTA1_PLUS_600MA 6: STEP_CHG_CURRENT_DELTA1_PLUS_700MA 7: STEP_CHG_CURRENT_DELTA1_PLUS_800MA 8: STEP_CHG_CURRENT_DELTA1_PLUS_900MA 9: STEP_CHG_CURRENT_DELTA1_PLUS_1000MA 10: STEP_CHG_CURRENT_DELTA1_PLUS_1100MA 11: STEP_CHG_CURRENT_DELTA1_PLUS_1200MA 12: STEP_CHG_CURRENT_DELTA1_PLUS_1300MA 13: STEP_CHG_CURRENT_DELTA1_PLUS_1400MA 14: STEP_CHG_CURRENT_DELTA1_PLUS_1500MA 15: STEP_CHG_CURRENT_DELTA1_PLUS_1600MA 16: STEP_CHG_CURRENT_DELTA1_PLUS_1700MA 17: STEP_CHG_CURRENT_DELTA1_PLUS_1800MA 18: STEP_CHG_CURRENT_DELTA1_PLUS_1900MA 19: STEP_CHG_CURRENT_DELTA1_PLUS_2000MA 20: STEP_CHG_CURRENT_DELTA1_PLUS_2100MA 21: STEP_CHG_CURRENT_DELTA1_PLUS_2200MA 22: STEP_CHG_CURRENT_DELTA1_PLUS_2300MA 23: STEP_CHG_CURRENT_DELTA1_PLUS_2400MA 24: STEP_CHG_CURRENT_DELTA1_PLUS_2500MA 25: STEP_CHG_CURRENT_DELTA1_PLUS_2600MA 26: STEP_CHG_CURRENT_DELTA1_PLUS_2700MA 27: STEP_CHG_CURRENT_DELTA1_PLUS_2800MA 28: STEP_CHG_CURRENT_DELTA1_PLUS_2900MA 29: STEP_CHG_CURRENT_DELTA1_PLUS_3000MA 30: STEP_CHG_CURRENT_DELTA1_PLUS_3100MA 31: STEP_CHG_CURRENT_DELTA1_PLUS_3200MA 32: STEP_CHG_CURRENT_DELTA1_MINUS_3100MA 33: STEP_CHG_CURRENT_DELTA1_MINUS_3000MA 34: STEP_CHG_CURRENT_DELTA1_MINUS_2900MA 35: STEP_CHG_CURRENT_DELTA1_MINUS_2800MA 36: STEP_CHG_CURRENT_DELTA1_MINUS_2700MA 37: STEP_CHG_CURRENT_DELTA1_MINUS_2600MA 38: STEP_CHG_CURRENT_DELTA1_MINUS_2500MA 39: STEP_CHG_CURRENT_DELTA1_MINUS_2400MA 40: STEP_CHG_CURRENT_DELTA1_MINUS_2300MA 41: STEP_CHG_CURRENT_DELTA1_MINUS_2200MA 42: STEP_CHG_CURRENT_DELTA1_MINUS_2100MA 43: STEP_CHG_CURRENT_DELTA1_MINUS_2000MA 44: STEP_CHG_CURRENT_DELTA1_MINUS_1900MA 45: STEP_CHG_CURRENT_DELTA1_MINUS_1800MA 46: STEP_CHG_CURRENT_DELTA1_MINUS_1700MA 47: STEP_CHG_CURRENT_DELTA1_MINUS_1600MA 48: STEP_CHG_CURRENT_DELTA1_MINUS_1500MA 49: STEP_CHG_CURRENT_DELTA1_MINUS_1400MA 50: STEP_CHG_CURRENT_DELTA1_MINUS_1300MA 51: STEP_CHG_CURRENT_DELTA1_MINUS_1200MA 52: STEP_CHG_CURRENT_DELTA1_MINUS_1100MA 53: STEP_CHG_CURRENT_DELTA1_MINUS_1000MA 54: STEP_CHG_CURRENT_DELTA1_MINUS_900MA

Bits	Name	Description
5 : 0	STEP_CHG_CURRENT_DELTA1	55: STEP_CHG_CURRENT_DELTA1_MINUS_800MA 56: STEP_CHG_CURRENT_DELTA1_MINUS_700MA 57: STEP_CHG_CURRENT_DELTA1_MINUS_600MA 58: STEP_CHG_CURRENT_DELTA1_MINUS_500MA 59: STEP_CHG_CURRENT_DELTA1_MINUS_400MA 60: STEP_CHG_CURRENT_DELTA1_MINUS_300MA 61: STEP_CHG_CURRENT_DELTA1_MINUS_200MA 62: STEP_CHG_CURRENT_DELTA1_MINUS_100MA

SCHG_P_CHGR_STEP_CHG_CURRENT_DELTA2 | 0x000010B8

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Qualcomm
Confidential - May Contain Trade Secrets
2025-12-26 07:07:13 GMT
wangguanran@meigsmart.com

Bits	Name	Description
5 : 0	STEP_CHG_CURRENT_DELTA2	Only used when STEP_CHARGING_ENABLE = 1 Step charging charge current delta for step2 = (DATA (2's complement) + 1) x 100mA 0: STEP_CHG_CURRENT_DELTA2_PLUS_100MA 1: STEP_CHG_CURRENT_DELTA2_PLUS_200MA 2: STEP_CHG_CURRENT_DELTA2_PLUS_300MA 3: STEP_CHG_CURRENT_DELTA2_PLUS_400MA 4: STEP_CHG_CURRENT_DELTA2_PLUS_500MA 5: STEP_CHG_CURRENT_DELTA2_PLUS_600MA 6: STEP_CHG_CURRENT_DELTA2_PLUS_700MA 7: STEP_CHG_CURRENT_DELTA2_PLUS_800MA 8: STEP_CHG_CURRENT_DELTA2_PLUS_900MA 9: STEP_CHG_CURRENT_DELTA2_PLUS_1000MA 10: STEP_CHG_CURRENT_DELTA2_PLUS_1100MA 11: STEP_CHG_CURRENT_DELTA2_PLUS_1200MA 12: STEP_CHG_CURRENT_DELTA2_PLUS_1300MA 13: STEP_CHG_CURRENT_DELTA2_PLUS_1400MA 14: STEP_CHG_CURRENT_DELTA2_PLUS_1500MA 15: STEP_CHG_CURRENT_DELTA2_PLUS_1600MA 16: STEP_CHG_CURRENT_DELTA2_PLUS_1700MA 17: STEP_CHG_CURRENT_DELTA2_PLUS_1800MA 18: STEP_CHG_CURRENT_DELTA2_PLUS_1900MA 19: STEP_CHG_CURRENT_DELTA2_PLUS_2000MA 20: STEP_CHG_CURRENT_DELTA2_PLUS_2100MA 21: STEP_CHG_CURRENT_DELTA2_PLUS_2200MA 22: STEP_CHG_CURRENT_DELTA2_PLUS_2300MA 23: STEP_CHG_CURRENT_DELTA2_PLUS_2400MA 24: STEP_CHG_CURRENT_DELTA2_PLUS_2500MA 25: STEP_CHG_CURRENT_DELTA2_PLUS_2600MA 26: STEP_CHG_CURRENT_DELTA2_PLUS_2700MA 27: STEP_CHG_CURRENT_DELTA2_PLUS_2800MA 28: STEP_CHG_CURRENT_DELTA2_PLUS_2900MA 29: STEP_CHG_CURRENT_DELTA2_PLUS_3000MA 30: STEP_CHG_CURRENT_DELTA2_PLUS_3100MA 31: STEP_CHG_CURRENT_DELTA2_PLUS_3200MA 32: STEP_CHG_CURRENT_DELTA2_MINUS_3100MA 33: STEP_CHG_CURRENT_DELTA2_MINUS_3000MA 34: STEP_CHG_CURRENT_DELTA2_MINUS_2900MA 35: STEP_CHG_CURRENT_DELTA2_MINUS_2800MA 36: STEP_CHG_CURRENT_DELTA2_MINUS_2700MA 37: STEP_CHG_CURRENT_DELTA2_MINUS_2600MA 38: STEP_CHG_CURRENT_DELTA2_MINUS_2500MA 39: STEP_CHG_CURRENT_DELTA2_MINUS_2400MA 40: STEP_CHG_CURRENT_DELTA2_MINUS_2300MA 41: STEP_CHG_CURRENT_DELTA2_MINUS_2200MA 42: STEP_CHG_CURRENT_DELTA2_MINUS_2100MA 43: STEP_CHG_CURRENT_DELTA2_MINUS_2000MA 44: STEP_CHG_CURRENT_DELTA2_MINUS_1900MA 45: STEP_CHG_CURRENT_DELTA2_MINUS_1800MA 46: STEP_CHG_CURRENT_DELTA2_MINUS_1700MA 47: STEP_CHG_CURRENT_DELTA2_MINUS_1600MA 48: STEP_CHG_CURRENT_DELTA2_MINUS_1500MA 49: STEP_CHG_CURRENT_DELTA2_MINUS_1400MA 50: STEP_CHG_CURRENT_DELTA2_MINUS_1300MA 51: STEP_CHG_CURRENT_DELTA2_MINUS_1200MA 52: STEP_CHG_CURRENT_DELTA2_MINUS_1100MA 53: STEP_CHG_CURRENT_DELTA2_MINUS_1000MA 54: STEP_CHG_CURRENT_DELTA2_MINUS_900MA

Bits	Name	Description
5 : 0	STEP_CHG_CURRENT_DELTA2	55: STEP_CHG_CURRENT_DELTA2_MINUS_800MA 56: STEP_CHG_CURRENT_DELTA2_MINUS_700MA 57: STEP_CHG_CURRENT_DELTA2_MINUS_600MA 58: STEP_CHG_CURRENT_DELTA2_MINUS_500MA 59: STEP_CHG_CURRENT_DELTA2_MINUS_400MA 60: STEP_CHG_CURRENT_DELTA2_MINUS_300MA 61: STEP_CHG_CURRENT_DELTA2_MINUS_200MA 62: STEP_CHG_CURRENT_DELTA2_MINUS_100MA

SCHG_P_CHGR_STEP_CHG_CURRENT_DELTA3 | 0x000010B9

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Qualcomm
Confidential - May Contain Trade Secrets
2025-12-26 07:07:13 GMT
wangguanran@meigsmart.com

Bits	Name	Description
5 : 0	STEP_CHG_CURRENT_DELTA3	Only used when STEP_CHARGING_ENABLE = 1 Step charging charge current delta for step3 = (DATA (2's complement) + 1) x 100mA 0: STEP_CHG_CURRENT_DELTA3_PLUS_100MA 1: STEP_CHG_CURRENT_DELTA3_PLUS_200MA 2: STEP_CHG_CURRENT_DELTA3_PLUS_300MA 3: STEP_CHG_CURRENT_DELTA3_PLUS_400MA 4: STEP_CHG_CURRENT_DELTA3_PLUS_500MA 5: STEP_CHG_CURRENT_DELTA3_PLUS_600MA 6: STEP_CHG_CURRENT_DELTA3_PLUS_700MA 7: STEP_CHG_CURRENT_DELTA3_PLUS_800MA 8: STEP_CHG_CURRENT_DELTA3_PLUS_900MA 9: STEP_CHG_CURRENT_DELTA3_PLUS_1000MA 10: STEP_CHG_CURRENT_DELTA3_PLUS_1100MA 11: STEP_CHG_CURRENT_DELTA3_PLUS_1200MA 12: STEP_CHG_CURRENT_DELTA3_PLUS_1300MA 13: STEP_CHG_CURRENT_DELTA3_PLUS_1400MA 14: STEP_CHG_CURRENT_DELTA3_PLUS_1500MA 15: STEP_CHG_CURRENT_DELTA3_PLUS_1600MA 16: STEP_CHG_CURRENT_DELTA3_PLUS_1700MA 17: STEP_CHG_CURRENT_DELTA3_PLUS_1800MA 18: STEP_CHG_CURRENT_DELTA3_PLUS_1900MA 19: STEP_CHG_CURRENT_DELTA3_PLUS_2000MA 20: STEP_CHG_CURRENT_DELTA3_PLUS_2100MA 21: STEP_CHG_CURRENT_DELTA3_PLUS_2200MA 22: STEP_CHG_CURRENT_DELTA3_PLUS_2300MA 23: STEP_CHG_CURRENT_DELTA3_PLUS_2400MA 24: STEP_CHG_CURRENT_DELTA3_PLUS_2500MA 25: STEP_CHG_CURRENT_DELTA3_PLUS_2600MA 26: STEP_CHG_CURRENT_DELTA3_PLUS_2700MA 27: STEP_CHG_CURRENT_DELTA3_PLUS_2800MA 28: STEP_CHG_CURRENT_DELTA3_PLUS_2900MA 29: STEP_CHG_CURRENT_DELTA3_PLUS_3000MA 30: STEP_CHG_CURRENT_DELTA3_PLUS_3100MA 31: STEP_CHG_CURRENT_DELTA3_PLUS_3200MA 32: STEP_CHG_CURRENT_DELTA3_MINUS_3100MA 33: STEP_CHG_CURRENT_DELTA3_MINUS_3000MA 34: STEP_CHG_CURRENT_DELTA3_MINUS_2900MA 35: STEP_CHG_CURRENT_DELTA3_MINUS_2800MA 36: STEP_CHG_CURRENT_DELTA3_MINUS_2700MA 37: STEP_CHG_CURRENT_DELTA3_MINUS_2600MA 38: STEP_CHG_CURRENT_DELTA3_MINUS_2500MA 39: STEP_CHG_CURRENT_DELTA3_MINUS_2400MA 40: STEP_CHG_CURRENT_DELTA3_MINUS_2300MA 41: STEP_CHG_CURRENT_DELTA3_MINUS_2200MA 42: STEP_CHG_CURRENT_DELTA3_MINUS_2100MA 43: STEP_CHG_CURRENT_DELTA3_MINUS_2000MA 44: STEP_CHG_CURRENT_DELTA3_MINUS_1900MA 45: STEP_CHG_CURRENT_DELTA3_MINUS_1800MA 46: STEP_CHG_CURRENT_DELTA3_MINUS_1700MA 47: STEP_CHG_CURRENT_DELTA3_MINUS_1600MA 48: STEP_CHG_CURRENT_DELTA3_MINUS_1500MA 49: STEP_CHG_CURRENT_DELTA3_MINUS_1400MA 50: STEP_CHG_CURRENT_DELTA3_MINUS_1300MA 51: STEP_CHG_CURRENT_DELTA3_MINUS_1200MA 52: STEP_CHG_CURRENT_DELTA3_MINUS_1100MA 53: STEP_CHG_CURRENT_DELTA3_MINUS_1000MA 54: STEP_CHG_CURRENT_DELTA3_MINUS_900MA

Bits	Name	Description
5 : 0	STEP_CHG_CURRENT_DELTA3	55: STEP_CHG_CURRENT_DELTA3_MINUS_800MA 56: STEP_CHG_CURRENT_DELTA3_MINUS_700MA 57: STEP_CHG_CURRENT_DELTA3_MINUS_600MA 58: STEP_CHG_CURRENT_DELTA3_MINUS_500MA 59: STEP_CHG_CURRENT_DELTA3_MINUS_400MA 60: STEP_CHG_CURRENT_DELTA3_MINUS_300MA 61: STEP_CHG_CURRENT_DELTA3_MINUS_200MA 62: STEP_CHG_CURRENT_DELTA3_MINUS_100MA

SCHG_P_CHGR_STEP_CHG_CURRENT_DELTA4 | 0x000010BA

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Qualcomm
Confidential - May Contain Trade Secrets
2025-12-26 07:07:13 GMT
wangguanran@meigsmart.com

Bits	Name	Description
5 : 0	STEP_CHG_CURRENT_DELTA4	Only used when STEP_CHARGING_ENABLE = 1 Step charging charge current delta for step4 = (DATA (2's complement) + 1) x 100mA 0: STEP_CHG_CURRENT_DELTA4_PLUS_100MA 1: STEP_CHG_CURRENT_DELTA4_PLUS_200MA 2: STEP_CHG_CURRENT_DELTA4_PLUS_300MA 3: STEP_CHG_CURRENT_DELTA4_PLUS_400MA 4: STEP_CHG_CURRENT_DELTA4_PLUS_500MA 5: STEP_CHG_CURRENT_DELTA4_PLUS_600MA 6: STEP_CHG_CURRENT_DELTA4_PLUS_700MA 7: STEP_CHG_CURRENT_DELTA4_PLUS_800MA 8: STEP_CHG_CURRENT_DELTA4_PLUS_900MA 9: STEP_CHG_CURRENT_DELTA4_PLUS_1000MA 10: STEP_CHG_CURRENT_DELTA4_PLUS_1100MA 11: STEP_CHG_CURRENT_DELTA4_PLUS_1200MA 12: STEP_CHG_CURRENT_DELTA4_PLUS_1300MA 13: STEP_CHG_CURRENT_DELTA4_PLUS_1400MA 14: STEP_CHG_CURRENT_DELTA4_PLUS_1500MA 15: STEP_CHG_CURRENT_DELTA4_PLUS_1600MA 16: STEP_CHG_CURRENT_DELTA4_PLUS_1700MA 17: STEP_CHG_CURRENT_DELTA4_PLUS_1800MA 18: STEP_CHG_CURRENT_DELTA4_PLUS_1900MA 19: STEP_CHG_CURRENT_DELTA4_PLUS_2000MA 20: STEP_CHG_CURRENT_DELTA4_PLUS_2100MA 21: STEP_CHG_CURRENT_DELTA4_PLUS_2200MA 22: STEP_CHG_CURRENT_DELTA4_PLUS_2300MA 23: STEP_CHG_CURRENT_DELTA4_PLUS_2400MA 24: STEP_CHG_CURRENT_DELTA4_PLUS_2500MA 25: STEP_CHG_CURRENT_DELTA4_PLUS_2600MA 26: STEP_CHG_CURRENT_DELTA4_PLUS_2700MA 27: STEP_CHG_CURRENT_DELTA4_PLUS_2800MA 28: STEP_CHG_CURRENT_DELTA4_PLUS_2900MA 29: STEP_CHG_CURRENT_DELTA4_PLUS_3000MA 30: STEP_CHG_CURRENT_DELTA4_PLUS_3100MA 31: STEP_CHG_CURRENT_DELTA4_PLUS_3200MA 32: STEP_CHG_CURRENT_DELTA4_MINUS_3100MA 33: STEP_CHG_CURRENT_DELTA4_MINUS_3000MA 34: STEP_CHG_CURRENT_DELTA4_MINUS_2900MA 35: STEP_CHG_CURRENT_DELTA4_MINUS_2800MA 36: STEP_CHG_CURRENT_DELTA4_MINUS_2700MA 37: STEP_CHG_CURRENT_DELTA4_MINUS_2600MA 38: STEP_CHG_CURRENT_DELTA4_MINUS_2500MA 39: STEP_CHG_CURRENT_DELTA4_MINUS_2400MA 40: STEP_CHG_CURRENT_DELTA4_MINUS_2300MA 41: STEP_CHG_CURRENT_DELTA4_MINUS_2200MA 42: STEP_CHG_CURRENT_DELTA4_MINUS_2100MA 43: STEP_CHG_CURRENT_DELTA4_MINUS_2000MA 44: STEP_CHG_CURRENT_DELTA4_MINUS_1900MA 45: STEP_CHG_CURRENT_DELTA4_MINUS_1800MA 46: STEP_CHG_CURRENT_DELTA4_MINUS_1700MA 47: STEP_CHG_CURRENT_DELTA4_MINUS_1600MA 48: STEP_CHG_CURRENT_DELTA4_MINUS_1500MA 49: STEP_CHG_CURRENT_DELTA4_MINUS_1400MA 50: STEP_CHG_CURRENT_DELTA4_MINUS_1300MA 51: STEP_CHG_CURRENT_DELTA4_MINUS_1200MA 52: STEP_CHG_CURRENT_DELTA4_MINUS_1100MA 53: STEP_CHG_CURRENT_DELTA4_MINUS_1000MA 54: STEP_CHG_CURRENT_DELTA4_MINUS_900MA

Bits	Name	Description
5 : 0	STEP_CHG_CURRENT_DELTA4	55: STEP_CHG_CURRENT_DELTA4_MINUS_800MA 56: STEP_CHG_CURRENT_DELTA4_MINUS_700MA 57: STEP_CHG_CURRENT_DELTA4_MINUS_600MA 58: STEP_CHG_CURRENT_DELTA4_MINUS_500MA 59: STEP_CHG_CURRENT_DELTA4_MINUS_400MA 60: STEP_CHG_CURRENT_DELTA4_MINUS_300MA 61: STEP_CHG_CURRENT_DELTA4_MINUS_200MA 62: STEP_CHG_CURRENT_DELTA4_MINUS_100MA

SCHG_P_CHGR_STEP_CHG_CURRENT_DELTA5 | 0x000010BB

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Qualcomm
Confidential - May Contain Trade Secrets
2025-12-26 07:07:13 GMT
wangguanran@meigsmart.com

Bits	Name	Description
5 : 0	STEP_CHG_CURRENT_DELTA5	Only used when STEP_CHARGING_ENABLE = 1 Step charging charge current delta for step5 = (DATA (2's complement) + 1) x 100mA 0: STEP_CHG_CURRENT_DELTA5_PLUS_100MA 1: STEP_CHG_CURRENT_DELTA5_PLUS_200MA 2: STEP_CHG_CURRENT_DELTA5_PLUS_300MA 3: STEP_CHG_CURRENT_DELTA5_PLUS_400MA 4: STEP_CHG_CURRENT_DELTA5_PLUS_500MA 5: STEP_CHG_CURRENT_DELTA5_PLUS_600MA 6: STEP_CHG_CURRENT_DELTA5_PLUS_700MA 7: STEP_CHG_CURRENT_DELTA5_PLUS_800MA 8: STEP_CHG_CURRENT_DELTA5_PLUS_900MA 9: STEP_CHG_CURRENT_DELTA5_PLUS_1000MA 10: STEP_CHG_CURRENT_DELTA5_PLUS_1100MA 11: STEP_CHG_CURRENT_DELTA5_PLUS_1200MA 12: STEP_CHG_CURRENT_DELTA5_PLUS_1300MA 13: STEP_CHG_CURRENT_DELTA5_PLUS_1400MA 14: STEP_CHG_CURRENT_DELTA5_PLUS_1500MA 15: STEP_CHG_CURRENT_DELTA5_PLUS_1600MA 16: STEP_CHG_CURRENT_DELTA5_PLUS_1700MA 17: STEP_CHG_CURRENT_DELTA5_PLUS_1800MA 18: STEP_CHG_CURRENT_DELTA5_PLUS_1900MA 19: STEP_CHG_CURRENT_DELTA5_PLUS_2000MA 20: STEP_CHG_CURRENT_DELTA5_PLUS_2100MA 21: STEP_CHG_CURRENT_DELTA5_PLUS_2200MA 22: STEP_CHG_CURRENT_DELTA5_PLUS_2300MA 23: STEP_CHG_CURRENT_DELTA5_PLUS_2400MA 24: STEP_CHG_CURRENT_DELTA5_PLUS_2500MA 25: STEP_CHG_CURRENT_DELTA5_PLUS_2600MA 26: STEP_CHG_CURRENT_DELTA5_PLUS_2700MA 27: STEP_CHG_CURRENT_DELTA5_PLUS_2800MA 28: STEP_CHG_CURRENT_DELTA5_PLUS_2900MA 29: STEP_CHG_CURRENT_DELTA5_PLUS_3000MA 30: STEP_CHG_CURRENT_DELTA5_PLUS_3100MA 31: STEP_CHG_CURRENT_DELTA5_PLUS_3200MA 32: STEP_CHG_CURRENT_DELTA5_MINUS_3100MA 33: STEP_CHG_CURRENT_DELTA5_MINUS_3000MA 34: STEP_CHG_CURRENT_DELTA5_MINUS_2900MA 35: STEP_CHG_CURRENT_DELTA5_MINUS_2800MA 36: STEP_CHG_CURRENT_DELTA5_MINUS_2700MA 37: STEP_CHG_CURRENT_DELTA5_MINUS_2600MA 38: STEP_CHG_CURRENT_DELTA5_MINUS_2500MA 39: STEP_CHG_CURRENT_DELTA5_MINUS_2400MA 40: STEP_CHG_CURRENT_DELTA5_MINUS_2300MA 41: STEP_CHG_CURRENT_DELTA5_MINUS_2200MA 42: STEP_CHG_CURRENT_DELTA5_MINUS_2100MA 43: STEP_CHG_CURRENT_DELTA5_MINUS_2000MA 44: STEP_CHG_CURRENT_DELTA5_MINUS_1900MA 45: STEP_CHG_CURRENT_DELTA5_MINUS_1800MA 46: STEP_CHG_CURRENT_DELTA5_MINUS_1700MA 47: STEP_CHG_CURRENT_DELTA5_MINUS_1600MA 48: STEP_CHG_CURRENT_DELTA5_MINUS_1500MA 49: STEP_CHG_CURRENT_DELTA5_MINUS_1400MA 50: STEP_CHG_CURRENT_DELTA5_MINUS_1300MA 51: STEP_CHG_CURRENT_DELTA5_MINUS_1200MA 52: STEP_CHG_CURRENT_DELTA5_MINUS_1100MA 53: STEP_CHG_CURRENT_DELTA5_MINUS_1000MA 54: STEP_CHG_CURRENT_DELTA5_MINUS_900MA

Bits	Name	Description
5 : 0	STEP_CHG_CURRENT_DELTA5	55: STEP_CHG_CURRENT_DELTA5_MINUS_800MA 56: STEP_CHG_CURRENT_DELTA5_MINUS_700MA 57: STEP_CHG_CURRENT_DELTA5_MINUS_600MA 58: STEP_CHG_CURRENT_DELTA5_MINUS_500MA 59: STEP_CHG_CURRENT_DELTA5_MINUS_400MA 60: STEP_CHG_CURRENT_DELTA5_MINUS_300MA 61: STEP_CHG_CURRENT_DELTA5_MINUS_200MA 62: STEP_CHG_CURRENT_DELTA5_MINUS_100MA

SCHG_P_CHGR_STEP_CHG_FV_DELTA1 | 0x000010BC

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Qualcomm
Confidential - May Contain Trade Secrets
2025-12-26 07:07:13 GMT
wangguanran@meigsmart.com

Bits	Name	Description
6 : 0	STEP_CHG_FV_DELTA1	Only used when STEP_CHARGING_ENABLE = 1 Step charging float voltage delta for step1 = (DATA (2's complement) + 1) x 10mV 0: STEP_CHG_FV_DELTA1_P0000V 1: STEP_CHG_FV_DELTA1_P0075V 2: STEP_CHG_FV_DELTA1_P0150V 3: STEP_CHG_FV_DELTA1_P0225V 4: STEP_CHG_FV_DELTA1_P0300V 5: STEP_CHG_FV_DELTA1_P0375V 6: STEP_CHG_FV_DELTA1_P0450V 7: STEP_CHG_FV_DELTA1_P0525V 8: STEP_CHG_FV_DELTA1_P0600V 9: STEP_CHG_FV_DELTA1_P0675V 10: STEP_CHG_FV_DELTA1_P0750V 11: STEP_CHG_FV_DELTA1_P0825V 12: STEP_CHG_FV_DELTA1_P0900V 13: STEP_CHG_FV_DELTA1_P0975V 14: STEP_CHG_FV_DELTA1_P1050V 15: STEP_CHG_FV_DELTA1_P1125V 16: STEP_CHG_FV_DELTA1_P1200V 17: STEP_CHG_FV_DELTA1_P1275V 18: STEP_CHG_FV_DELTA1_P1350V 19: STEP_CHG_FV_DELTA1_P1425V 20: STEP_CHG_FV_DELTA1_P1500V 21: STEP_CHG_FV_DELTA1_P1575V 22: STEP_CHG_FV_DELTA1_P1650V 23: STEP_CHG_FV_DELTA1_P1725V 24: STEP_CHG_FV_DELTA1_P1800V 25: STEP_CHG_FV_DELTA1_P1875V 26: STEP_CHG_FV_DELTA1_P1950V 27: STEP_CHG_FV_DELTA1_P2025V 28: STEP_CHG_FV_DELTA1_P2100V 29: STEP_CHG_FV_DELTA1_P2175V 30: STEP_CHG_FV_DELTA1_P2250V 31: STEP_CHG_FV_DELTA1_P2325V 32: STEP_CHG_FV_DELTA1_P2400V 33: STEP_CHG_FV_DELTA1_P2475V 34: STEP_CHG_FV_DELTA1_P2550V 35: STEP_CHG_FV_DELTA1_P2625V 36: STEP_CHG_FV_DELTA1_P2700V 37: STEP_CHG_FV_DELTA1_P2775V 38: STEP_CHG_FV_DELTA1_P2850V 39: STEP_CHG_FV_DELTA1_P2925V 40: STEP_CHG_FV_DELTA1_P3000V 41: STEP_CHG_FV_DELTA1_P3075V 42: STEP_CHG_FV_DELTA1_P3150V 43: STEP_CHG_FV_DELTA1_P3225V 44: STEP_CHG_FV_DELTA1_P3300V 45: STEP_CHG_FV_DELTA1_P3375V 46: STEP_CHG_FV_DELTA1_P3450V 47: STEP_CHG_FV_DELTA1_P3525V 48: STEP_CHG_FV_DELTA1_P3600V 49: STEP_CHG_FV_DELTA1_P3675V 50: STEP_CHG_FV_DELTA1_P3750V 51: STEP_CHG_FV_DELTA1_P3825V 52: STEP_CHG_FV_DELTA1_P3900V 53: STEP_CHG_FV_DELTA1_P3975V 54: STEP_CHG_FV_DELTA1_P4050V

Bits	Name	Description
6 : 0	STEP_CHG_FV_DELTA1	55: STEP_CHG_FV_DELTA1_P4125V 56: STEP_CHG_FV_DELTA1_P4200V 57: STEP_CHG_FV_DELTA1_P4275V 58: STEP_CHG_FV_DELTA1_P4350V 59: STEP_CHG_FV_DELTA1_P4425V 60: STEP_CHG_FV_DELTA1_P4500V 61: STEP_CHG_FV_DELTA1_P4575V 62: STEP_CHG_FV_DELTA1_P4650V

SCHG_P_CHGR_STEP_CHG_FV_DELTA2 | 0x000010BD

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Qualcomm
Confidential - May Contain Trade Secrets
2025-12-26 07:07:13 GMT
wangguanran@meigsmart.com

Bits	Name	Description
6 : 0	STEP_CHG_FV_DELTA2	Only used when STEP_CHARGING_ENABLE = 1 Step charging float voltage delta for step2 = (DATA (2's complement) + 1) x 10mV 0: STEP_CHG_FV_DELTA2_P0000V 1: STEP_CHG_FV_DELTA2_P0075V 2: STEP_CHG_FV_DELTA2_P0150V 3: STEP_CHG_FV_DELTA2_P0225V 4: STEP_CHG_FV_DELTA2_P0300V 5: STEP_CHG_FV_DELTA2_P0375V 6: STEP_CHG_FV_DELTA2_P0450V 7: STEP_CHG_FV_DELTA2_P0525V 8: STEP_CHG_FV_DELTA2_P0600V 9: STEP_CHG_FV_DELTA2_P0675V 10: STEP_CHG_FV_DELTA2_P0750V 11: STEP_CHG_FV_DELTA2_P0825V 12: STEP_CHG_FV_DELTA2_P0900V 13: STEP_CHG_FV_DELTA2_P0975V 14: STEP_CHG_FV_DELTA2_P1050V 15: STEP_CHG_FV_DELTA2_P1125V 16: STEP_CHG_FV_DELTA2_P1200V 17: STEP_CHG_FV_DELTA2_P1275V 18: STEP_CHG_FV_DELTA2_P1350V 19: STEP_CHG_FV_DELTA2_P1425V 20: STEP_CHG_FV_DELTA2_P1500V 21: STEP_CHG_FV_DELTA2_P1575V 22: STEP_CHG_FV_DELTA2_P1650V 23: STEP_CHG_FV_DELTA2_P1725V 24: STEP_CHG_FV_DELTA2_P1800V 25: STEP_CHG_FV_DELTA2_P1875V 26: STEP_CHG_FV_DELTA2_P1950V 27: STEP_CHG_FV_DELTA2_P2025V 28: STEP_CHG_FV_DELTA2_P2100V 29: STEP_CHG_FV_DELTA2_P2175V 30: STEP_CHG_FV_DELTA2_P2250V 31: STEP_CHG_FV_DELTA2_P2325V 32: STEP_CHG_FV_DELTA2_P2400V 33: STEP_CHG_FV_DELTA2_P2475V 34: STEP_CHG_FV_DELTA2_P2550V 35: STEP_CHG_FV_DELTA2_P2625V 36: STEP_CHG_FV_DELTA2_P2700V 37: STEP_CHG_FV_DELTA2_P2775V 38: STEP_CHG_FV_DELTA2_P2850V 39: STEP_CHG_FV_DELTA2_P2925V 40: STEP_CHG_FV_DELTA2_P3000V 41: STEP_CHG_FV_DELTA2_P3075V 42: STEP_CHG_FV_DELTA2_P3150V 43: STEP_CHG_FV_DELTA2_P3225V 44: STEP_CHG_FV_DELTA2_P3300V 45: STEP_CHG_FV_DELTA2_P3375V 46: STEP_CHG_FV_DELTA2_P3450V 47: STEP_CHG_FV_DELTA2_P3525V 48: STEP_CHG_FV_DELTA2_P3600V 49: STEP_CHG_FV_DELTA2_P3675V 50: STEP_CHG_FV_DELTA2_P3750V 51: STEP_CHG_FV_DELTA2_P3825V 52: STEP_CHG_FV_DELTA2_P3900V 53: STEP_CHG_FV_DELTA2_P3975V 54: STEP_CHG_FV_DELTA2_P4050V

Bits	Name	Description
6 : 0	STEP_CHG_FV_DELTA2	55: STEP_CHG_FV_DELTA2_P4125V 56: STEP_CHG_FV_DELTA2_P4200V 57: STEP_CHG_FV_DELTA2_P4275V 58: STEP_CHG_FV_DELTA2_P4350V 59: STEP_CHG_FV_DELTA2_P4425V 60: STEP_CHG_FV_DELTA2_P4500V 61: STEP_CHG_FV_DELTA2_P4575V 62: STEP_CHG_FV_DELTA2_P4650V

SCHG_P_CHGR_STEP_CHG_FV_DELTA3 | 0x000010BE

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Qualcomm
Confidential - May Contain Trade Secrets
2025-12-26 07:07:13 GMT
wangguanran@meigsmart.com

Bits	Name	Description
6 : 0	STEP_CHG_FV_DELTA3	Only used when STEP_CHARGING_ENABLE = 1 Step charging float voltage delta for step3 = (DATA (2's complement) + 1) x 10mV 0: STEP_CHG_FV_DELTA3_P0000V 1: STEP_CHG_FV_DELTA3_P0075V 2: STEP_CHG_FV_DELTA3_P0150V 3: STEP_CHG_FV_DELTA3_P0225V 4: STEP_CHG_FV_DELTA3_P0300V 5: STEP_CHG_FV_DELTA3_P0375V 6: STEP_CHG_FV_DELTA3_P0450V 7: STEP_CHG_FV_DELTA3_P0525V 8: STEP_CHG_FV_DELTA3_P0600V 9: STEP_CHG_FV_DELTA3_P0675V 10: STEP_CHG_FV_DELTA3_P0750V 11: STEP_CHG_FV_DELTA3_P0825V 12: STEP_CHG_FV_DELTA3_P0900V 13: STEP_CHG_FV_DELTA3_P0975V 14: STEP_CHG_FV_DELTA3_P1050V 15: STEP_CHG_FV_DELTA3_P1125V 16: STEP_CHG_FV_DELTA3_P1200V 17: STEP_CHG_FV_DELTA3_P1275V 18: STEP_CHG_FV_DELTA3_P1350V 19: STEP_CHG_FV_DELTA3_P1425V 20: STEP_CHG_FV_DELTA3_P1500V 21: STEP_CHG_FV_DELTA3_P1575V 22: STEP_CHG_FV_DELTA3_P1650V 23: STEP_CHG_FV_DELTA3_P1725V 24: STEP_CHG_FV_DELTA3_P1800V 25: STEP_CHG_FV_DELTA3_P1875V 26: STEP_CHG_FV_DELTA3_P1950V 27: STEP_CHG_FV_DELTA3_P2025V 28: STEP_CHG_FV_DELTA3_P2100V 29: STEP_CHG_FV_DELTA3_P2175V 30: STEP_CHG_FV_DELTA3_P2250V 31: STEP_CHG_FV_DELTA3_P2325V 32: STEP_CHG_FV_DELTA3_P2400V 33: STEP_CHG_FV_DELTA3_P2475V 34: STEP_CHG_FV_DELTA3_P2550V 35: STEP_CHG_FV_DELTA3_P2625V 36: STEP_CHG_FV_DELTA3_P2700V 37: STEP_CHG_FV_DELTA3_P2775V 38: STEP_CHG_FV_DELTA3_P2850V 39: STEP_CHG_FV_DELTA3_P2925V 40: STEP_CHG_FV_DELTA3_P3000V 41: STEP_CHG_FV_DELTA3_P3075V 42: STEP_CHG_FV_DELTA3_P3150V 43: STEP_CHG_FV_DELTA3_P3225V 44: STEP_CHG_FV_DELTA3_P3300V 45: STEP_CHG_FV_DELTA3_P3375V 46: STEP_CHG_FV_DELTA3_P3450V 47: STEP_CHG_FV_DELTA3_P3525V 48: STEP_CHG_FV_DELTA3_P3600V 49: STEP_CHG_FV_DELTA3_P3675V 50: STEP_CHG_FV_DELTA3_P3750V 51: STEP_CHG_FV_DELTA3_P3825V 52: STEP_CHG_FV_DELTA3_P3900V 53: STEP_CHG_FV_DELTA3_P3975V 54: STEP_CHG_FV_DELTA3_P4050V

Bits	Name	Description
6 : 0	STEP_CHG_FV_DELTA3	55: STEP_CHG_FV_DELTA3_P4125V 56: STEP_CHG_FV_DELTA3_P4200V 57: STEP_CHG_FV_DELTA3_P4275V 58: STEP_CHG_FV_DELTA3_P4350V 59: STEP_CHG_FV_DELTA3_P4425V 60: STEP_CHG_FV_DELTA3_P4500V 61: STEP_CHG_FV_DELTA3_P4575V 62: STEP_CHG_FV_DELTA3_P4650V

SCHG_P_CHGR_STEP_CHG_FV_DELTA4 | 0x000010BF

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Qualcomm
Confidential - May Contain Trade Secrets
2025-12-26 07:07:13 GMT
wangguanran@meigsmart.com

Bits	Name	Description
6 : 0	STEP_CHG_FV_DELTA4	Only used when STEP_CHARGING_ENABLE = 1 Step charging float voltage delta for step4 = (DATA (2's complement) + 1) x 10mV 0: STEP_CHG_FV_DELTA4_P0000V 1: STEP_CHG_FV_DELTA4_P0075V 2: STEP_CHG_FV_DELTA4_P0150V 3: STEP_CHG_FV_DELTA4_P0225V 4: STEP_CHG_FV_DELTA4_P0300V 5: STEP_CHG_FV_DELTA4_P0375V 6: STEP_CHG_FV_DELTA4_P0450V 7: STEP_CHG_FV_DELTA4_P0525V 8: STEP_CHG_FV_DELTA4_P0600V 9: STEP_CHG_FV_DELTA4_P0675V 10: STEP_CHG_FV_DELTA4_P0750V 11: STEP_CHG_FV_DELTA4_P0825V 12: STEP_CHG_FV_DELTA4_P0900V 13: STEP_CHG_FV_DELTA4_P0975V 14: STEP_CHG_FV_DELTA4_P1050V 15: STEP_CHG_FV_DELTA4_P1125V 16: STEP_CHG_FV_DELTA4_P1200V 17: STEP_CHG_FV_DELTA4_P1275V 18: STEP_CHG_FV_DELTA4_P1350V 19: STEP_CHG_FV_DELTA4_P1425V 20: STEP_CHG_FV_DELTA4_P1500V 21: STEP_CHG_FV_DELTA4_P1575V 22: STEP_CHG_FV_DELTA4_P1650V 23: STEP_CHG_FV_DELTA4_P1725V 24: STEP_CHG_FV_DELTA4_P1800V 25: STEP_CHG_FV_DELTA4_P1875V 26: STEP_CHG_FV_DELTA4_P1950V 27: STEP_CHG_FV_DELTA4_P2025V 28: STEP_CHG_FV_DELTA4_P2100V 29: STEP_CHG_FV_DELTA4_P2175V 30: STEP_CHG_FV_DELTA4_P2250V 31: STEP_CHG_FV_DELTA4_P2325V 32: STEP_CHG_FV_DELTA4_P2400V 33: STEP_CHG_FV_DELTA4_P2475V 34: STEP_CHG_FV_DELTA4_P2550V 35: STEP_CHG_FV_DELTA4_P2625V 36: STEP_CHG_FV_DELTA4_P2700V 37: STEP_CHG_FV_DELTA4_P2775V 38: STEP_CHG_FV_DELTA4_P2850V 39: STEP_CHG_FV_DELTA4_P2925V 40: STEP_CHG_FV_DELTA4_P3000V 41: STEP_CHG_FV_DELTA4_P3075V 42: STEP_CHG_FV_DELTA4_P3150V 43: STEP_CHG_FV_DELTA4_P3225V 44: STEP_CHG_FV_DELTA4_P3300V 45: STEP_CHG_FV_DELTA4_P3375V 46: STEP_CHG_FV_DELTA4_P3450V 47: STEP_CHG_FV_DELTA4_P3525V 48: STEP_CHG_FV_DELTA4_P3600V 49: STEP_CHG_FV_DELTA4_P3675V 50: STEP_CHG_FV_DELTA4_P3750V 51: STEP_CHG_FV_DELTA4_P3825V 52: STEP_CHG_FV_DELTA4_P3900V 53: STEP_CHG_FV_DELTA4_P3975V 54: STEP_CHG_FV_DELTA4_P4050V

Bits	Name	Description
6 : 0	STEP_CHG_FV_DELTA4	55: STEP_CHG_FV_DELTA4_P4125V 56: STEP_CHG_FV_DELTA4_P4200V 57: STEP_CHG_FV_DELTA4_P4275V 58: STEP_CHG_FV_DELTA4_P4350V 59: STEP_CHG_FV_DELTA4_P4425V 60: STEP_CHG_FV_DELTA4_P4500V 61: STEP_CHG_FV_DELTA4_P4575V 62: STEP_CHG_FV_DELTA4_P4650V

Module Name: SCHG_P_DCDC

Base Address: 0x00001100

Register Quick Reference:

Register	Offset	Type
SCHG_P_DCDC_PERPH_TYPE	0x00001104	Read
SCHG_P_DCDC_PERPH_SUBTYPE	0x00001105	Read
SCHG_P_DCDC_ICL_MAX_STATUS	0x00001106	Read
SCHG_P_DCDC_ICL_STATUS	0x00001107	Read
SCHG_P_DCDC_AICL_ICL_STATUS	0x00001108	Read
SCHG_P_DCDC_THERMAL_ICL_STATUS	0x00001109	Read
SCHG_P_DCDC_AICL_STATUS	0x0000110A	Read
SCHG_P_DCDC_POWER_PATH_STATUS	0x0000110B	Read
SCHG_P_DCDC_ANALOG_LOOP_STATUS	0x0000110C	Read
SCHG_P_DCDC_OTG_STATUS	0x0000110D	Read
SCHG_P_DCDC_INT_RT_STS	0x00001110	Read
SCHG_P_DCDC_INT_SET_TYPE	0x00001111	Read
SCHG_P_DCDC_INT_POLARITY_HIGH	0x00001112	Read
SCHG_P_DCDC_INT_POLARITY_LOW	0x00001113	Read/Write
SCHG_P_DCDC_INT_LATCHED_CLR	0x00001114	Write
SCHG_P_DCDC_INT_EN_SET	0x00001115	Read/Write
SCHG_P_DCDC_INT_EN_CLR	0x00001116	Read/Write
SCHG_P_DCDC_INT_LATCHED_STS	0x00001118	Read
SCHG_P_DCDC_INT_PENDING_STS	0x00001119	Read
SCHG_P_DCDC_INT_MID_SEL	0x0000111A	Read/Write
SCHG_P_DCDC_INT_PRIORITY	0x0000111B	Read/Write
SCHG_P_DCDC_CMD_OTG	0x00001140	Read/Write
SCHG_P_DCDC_BAT_UVLO_THRESHOLD_CFG	0x00001151	Read/Write

Register	Offset	Type
SCHG_P_DCDC_OTG_CURRENT_LIMIT_CFG	0x00001152	Read/Write
SCHG_P_DCDC_OTG_CFG	0x00001153	Read/Write
SCHG_P_DCDC_SOC_BASED_OTG_UVLO_CFG	0x00001154	Read/Write
SCHG_P_DCDC_BOOST_MAX_SOFTSTART_DELAY	0x00001155	Read/Write
SCHG_P_DCDC_OTG_FAULT_CONDITION_CFG	0x00001156	Read/Write
SCHG_P_DCDC_SWITCHER_SOFTSTART_CFG	0x00001157	Read/Write
SCHG_P_DCDC_BUCK_OPTIONS_CFG	0x00001180	Read/Write
SCHG_P_DCDC_ICL_SOFTSTART_RATE_CFG	0x00001181	Read/Write
SCHG_P_DCDC_ICL_SOFTSTOP_RATE_CFG	0x00001182	Read/Write
SCHG_P_DCDC_VSYSMIN_CFG	0x00001183	Read/Write
SCHG_P_DCDC_VREF_VPH_HI_ALARM	0x00001184	Read/Write
SCHG_P_DCDC_VREF_VPH_OV	0x00001185	Read/Write
SCHG_P_DCDC_VBOOST_CFG	0x00001186	Read/Write
SCHG_P_DCDC_VPH_TRACK_SEL	0x00001189	Read/Write
SCHG_P_DCDC_GANG_CTL1	0x000011C0	Read/Write
SCHG_P_DCDC_GANG_CTL2	0x000011C1	Read/Write

SCHG_P_DCDC_PERPH_TYPE | 0x00001104

Type:Read

Reset: 0x00000002

PMIC_CONSTANT

Bits	Name	Description
7 : 0	TYPE	No description provided for this bit field.

SCHG_P_DCDC_PERPH_SUBTYPE | 0x00001105

Type:Read

Reset: 0x00000081

PMIC_CONSTANT

Bits	Name	Description
7 : 0	SUBTYPE	No description provided for this bit field.

SCHG_P_DCDC_ICL_MAX_STATUS | 0x00001106

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	ICL_MAX_STATUS	Maximum Input Current Limit for connected Adapter based on APSD and/or ICL_CFG. Current Limit = DATA x 50mA

SCHG_P_DCDC_ICL_STATUS | 0x00001107

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	INPUT_CURRENT_LIMIT	Input Current Limit post AICL, HW therm adjustment and SW therm adjustment; final ICL to Analog. Current Limit = DATA x 50mA

SCHG_P_DCDC_AICL_ICL_STATUS | 0x00001108

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	INPUT_CURRENT_LIMIT	Input Current Limit post APSD & AICL. Current Limit = DATA x 50mA

SCHG_P_DCDC_THERMAL_ICL_STATUS | 0x00001109**Type:**Read**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	INPUT_CURRENT_LIMIT	Input Current Limit post APSD & AICL, and HW therm adjustment. Current Limit = DATA x 50mA

SCHG_P_DCDC_AICL_STATUS | 0x0000110A**Type:**Read**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	AICL_DONE	Level signal. High indicates AICL algorithm is Done (ICL has reached ICL_MAX or one step below input Collapse level).
1 : 1	AICL_FAIL	Level signal. High indicates AICL has failed (ICL reached 50mA but USB input is still in Collapse).
2 : 2	ICL_IMIN	Level signal. High indicates ICL has collapsed down to ICLmin (50mA).
3 : 3	AICL_STATUS_3	TBD
4 : 4	USBIN_CH_COLLAPSE	Level signal. High indicates USBIN Input Collapse (below AICL_THRESHOLD).
5 : 5	HIGHEST_DC	Level signal. High indicates the switcher is in High Duty Cycle.
6 : 6	SOFT_ILIMIT	Level signal. High indicates the switcher is in Input Current Limiting
7 : 7	AICL_STATUS_7	TBD

SCHG_P_DCDC_POWER_PATH_STATUS | 0x0000110B**Type:**Read**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	VALID_INPUT_POWER_SOURCE	Level signal. High when a valid input source was initially detected (within UV/OV threshold); Low when input is Suspended or below ~1V. For debugging purpose only.
2 : 1	POWER_PATH	00 = Power Path Not Used 01 = System Powered By Battery 10 = System Powered By USBIN 11 = System Powered By DCIN
3 : 3	USE_DCIN	Level signal. High indicates DC charge path is powering the internal arbitration VARB circuitry. This bit will be set even if the power path is suspended due to the suspend command bit, an overvoltage condition, etc.
4 : 4	USE_USBIN	Level signal. High indicates USB charge path is powering the internal arbitration VARB circuitry. This bit will be set even if the power path is suspended due to the suspend command bit, an overvoltage condition, etc.
5 : 5	DCIN_SUSPEND	Level signal. High indicates DCIN in Suspend (due to SW).
6 : 6	USBIN_SUSPEND	Level signal. High indicates USBIN in Suspend (due to SW or AICL).
7 : 7	INPUT_SS_DONE	Level signal. High indicates switcher softstart is complete i.e. SSUPPLY DAC reference has reached target value.

SCHG_P_DCDC_ANALOG_LOOP_STATUS | 0x0000110C

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	VSYS_MIN_REG	Level signal. High indicates the switcher is in VSYS_MIN Regulation.
1 : 1	FLOAT_VOLTAGE_LOOP	Level signal. High indicates the switcher Float Voltage Loop is Active.
2 : 2	FAST_CHARGE_CURRENT_LOOP	Level signal. High indicates the switcher Fast Charge Loop is Active.
3 : 3	MID_REG	Level signal. High indicates the switcher Wireless MID Regulation is Active.
4 : 4	PSNS_REG	Level signal. High indicates the switcher Wireless PSNS Regulation is Active.
5 : 5	PWM_MODE	Level signal. High indicates the switcher is in PWM Mode.

Bits	Name	Description
6 : 6	PFM_MODE	Level signal. High indicates the switcher is in PFM Mode.
7 : 7	USBIN_ICL	Level signal. High indicates the switcher is in Input Current Limiting.

SCHG_P_DCDC_OTG_STATUS | 0x0000110D

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
2 : 0	OTG_STATE	Indicates status of BOOST block: 000 = BOOST block disabled 001 = BOOST block executing BOOST enable sequence 010 = BOOST block enabled 011 = BOOST block executing BOOST disable sequence 100 = BOOST block in ERROR state
3 : 3	BOOST_SOFTSTART_DONE	Level signal. High indicates BOOST softstart done

SCHG_P_DCDC_INT_RT_STS | 0x00001110

Type:Read

Reset: 0x00000000

Interrupt Real Time Status Bits

Bits	Name	Description
0 : 0	OTG_FAIL_RT_STS	Pulse signal; Generated when USB Boost was running, but disabled due to fail conditions: BATT UVLO, SOC too low for OTG, TLIM, VBATT < 2v.
1 : 1	OTG_OC_DISABLE_SW_RT_STS	Pulse signal; Generated when USB Boost hiccup occurred four times and still fault condition continued, so USB Boost is disabled.
2 : 2	OTG_OC_HICCUP_RT_STS	Pulse signal; Generated when USB Boost hiccup occurred due to USBIN fault condition.
3 : 3	BSM_ACTIVE_RT_STS	Level signal. High indicates battery supplemental mode is active.

Bits	Name	Description
4 : 4	HIGH_DUTY_CYCLE_RT_STS	Level signal. High indicates the switcher is in High Duty Cycle.
5 : 5	INPUT_CURRENT_LIMITING_RT_STS	Level signal. High indicates the switcher is in Input Current Limiting
6 : 6	CONCURRENT_MODE_DISABLE_RT_STS	Pulse signal; Generated when DC/Wireless + USB OTG concurrent mode was disabled due to some fault condition (UV/OV on MID_CHG or USB_IN, over temp, etc.)
7 : 7	SWITCHER_POWER_OK_RT_STS	Level signal. High indicates that the switcher is running and able to deliver power to the load. Based on switcher enable signal.

SCHG_P_DCDC_INT_SET_TYPE | 0x00001111

Type:Read

Reset: 0x000000FF

0 = use level trigger interrupts, 1 = use edge trigger interrupts

Bits	Name	Description
0 : 0	OTG_FAIL_TYPE	No description provided for this bit field.
1 : 1	OTG_OC_DISABLE_SW_TYPE	No description provided for this bit field.
2 : 2	OTG_OC_HICCUP_TYPE	No description provided for this bit field.
3 : 3	BSM_ACTIVE_TYPE	No description provided for this bit field.
4 : 4	HIGH_DUTY_CYCLE_TYPE	No description provided for this bit field.
5 : 5	INPUT_CURRENT_LIMITING_TYPE	No description provided for this bit field.
6 : 6	CONCURRENT_MODE_DISABLE_TYPE	No description provided for this bit field.
7 : 7	SWITCHER_POWER_OK_TYPE	No description provided for this bit field.

SCHG_P_DCDC_INT_POLARITY_HIGH | 0x00001112

Type:Read

Reset: 0x000000FF

1= Interrupt will trigger on a level high (rising edge) event, 0 = level high triggering is disabled

Bits	Name	Description
0 : 0	OTG_FAIL_HIGH	No description provided for this bit field.
1 : 1	OTG_OC_DISABLE_SW_HIGH	No description provided for this bit field.
2 : 2	OTG_OC_HICCUP_HIGH	No description provided for this bit field.
3 : 3	BSM_ACTIVE_HIGH	No description provided for this bit field.
4 : 4	HIGH_DUTY_CYCLE_HIGH	No description provided for this bit field.
5 : 5	INPUT_CURRENT_LIMITING_HIGH	No description provided for this bit field.
6 : 6	CONCURRENT_MODE_DISABLE_HIGH	No description provided for this bit field.
7 : 7	SWITCHER_POWER_OK_HIGH	No description provided for this bit field.

SCHG_P_DCDC_INT_POLARITY_LOW | 0x00001113

Type:Read/Write

Reset: 0x000000FF

'1' = Interrupt will trigger on a level low (falling edge) event, '0' = level low triggering is disabled

Bits	Name	Description
0 : 0	OTG_FAIL_LOW	No description provided for this bit field.
1 : 1	OTG_OC_DISABLE_SW_LOW	No description provided for this bit field.
2 : 2	OTG_OC_HICCUP_LOW	No description provided for this bit field.
3 : 3	BSM_ACTIVE_LOW	No description provided for this bit field.
4 : 4	HIGH_DUTY_CYCLE_LOW	No description provided for this bit field.
5 : 5	INPUT_CURRENT_LIMITING_LOW	No description provided for this bit field.
6 : 6	CONCURRENT_MODE_DISABLE_LOW	No description provided for this bit field.
7 : 7	SWITCHER_POWER_OK_LOW	No description provided for this bit field.

SCHG_P_DCDC_INT_LATCHED_CLR | 0x00001114

Type:Write

Reset: 0x00000000

writing a '1' to this interrupt will rearm the interrupt when an interrupt is pending. It clears the internal sticky and sent bits

Bits	Name	Description
0 : 0	OTG_FAIL_LATCHED_CLR	No description provided for this bit field.
1 : 1	OTG_OC_DISABLE_SW_LATCHED_CLR	No description provided for this bit field.
2 : 2	OTG_OC_HICCUP_LATCHED_CLR	No description provided for this bit field.
3 : 3	BSM_ACTIVE_LATCHED_CLR	No description provided for this bit field.
4 : 4	HIGH_DUTY_CYCLE_LATCHED_CLR	No description provided for this bit field.
5 : 5	INPUT_CURRENT_LIMITING_LATCHED_CLR	No description provided for this bit field.
6 : 6	CONCURRENT_MODE_DISABLE_LATCHED_CLR	No description provided for this bit field.
7 : 7	SWITCHER_POWER_OK_LATCHED_CLR	No description provided for this bit field.

SCHG_P_DCDC_INT_EN_SET | 0x00001115

Type:Read/Write

Reset: 0x00000000

writing '0' to this register has no effect. Writing a '1' will enable the corresponding interrupt. Reading this register will readback enable status PMIC_SET_MASK

Bits	Name	Description
0 : 0	OTG_FAIL_EN_SET	No description provided for this bit field.
1 : 1	OTG_OC_DISABLE_SW_EN_SET	No description provided for this bit field.
2 : 2	OTG_OC_HICCUP_EN_SET	No description provided for this bit field.
3 : 3	BSM_ACTIVE_EN_SET	No description provided for this bit field.
4 : 4	HIGH_DUTY_CYCLE_EN_SET	No description provided for this bit field.
5 : 5	INPUT_CURRENT_LIMITING_EN_SET	No description provided for this bit field.
6 : 6	CONCURRENT_MODE_DISABLE_EN_SET	No description provided for this bit field.
7 : 7	SWITCHER_POWER_OK_EN_SET	No description provided for this bit field.

SCHG_P_DCDC_INT_EN_CLR | 0x00001116

Type:Read/Write

Reset: 0x00000000

writing '0' to this register has no effect. Writing a '1' will disable the corresponding interrupt. Reading this register will readback enable status PMIC_CLR_MASK=INT_EN_SET

Bits	Name	Description
0 : 0	OTG_FAIL_EN_CLR	No description provided for this bit field.
1 : 1	OTG_OC_DISABLE_SW_EN_CLR	No description provided for this bit field.
2 : 2	OTG_OC_HICCUP_EN_CLR	No description provided for this bit field.
3 : 3	BSM_ACTIVE_EN_CLR	No description provided for this bit field.
4 : 4	HIGH_DUTY_CYCLE_EN_CLR	No description provided for this bit field.
5 : 5	INPUT_CURRENT_LIMITING_EN_CLR	No description provided for this bit field.
6 : 6	CONCURRENT_MODE_DISABLE_EN_CLR	No description provided for this bit field.
7 : 7	SWITCHER_POWER_OK_EN_CLR	No description provided for this bit field.

SCHG_P_DCDC_INT_LATCHED_STS | 0x00001118

Type:Read

Reset: 0x00000000

Debug: Latched (Sticky) Interrupt. '1' indicates that the interrupt has triggered. Once the latched bit is set it can only be cleared by writing the clear bit.

Bits	Name	Description
0 : 0	OTG_FAIL_LATCHED_STS	No description provided for this bit field.
1 : 1	OTG_OC_DISABLE_SW_LATCHED_STS	No description provided for this bit field.
2 : 2	OTG_OC_HICCUP_LATCHED_STS	No description provided for this bit field.
3 : 3	BSM_ACTIVE_LATCHED_STS	No description provided for this bit field.
4 : 4	HIGH_DUTY_CYCLE_LATCHED_STS	No description provided for this bit field.
5 : 5	INPUT_CURRENT_LIMITING_LATCHED_STS	No description provided for this bit field.
6 : 6	CONCURRENT_MODE_DISABLE_LATCHED_STS	No description provided for this bit field.
7 : 7	SWITCHER_POWER_OK_LATCHED_STS	No description provided for this bit field.

SCHG_P_DCDC_INT_PENDING_STS | 0x00001119

Type:Read

Reset: 0x00000000

Debug: Pending is set if interrupt has been sent but not cleared.

Bits	Name	Description
0 : 0	OTG_FAIL_PENDING_STS	No description provided for this bit field.
1 : 1	OTG_OC_DISABLE_SW_PENDING_STS	No description provided for this bit field.
2 : 2	OTG_OC_HICCUP_PENDING_STS	No description provided for this bit field.
3 : 3	BSM_ACTIVE_PENDING_STS	No description provided for this bit field.
4 : 4	HIGH_DUTY_CYCLE_PENDING_STS	No description provided for this bit field.
5 : 5	INPUT_CURRENT_LIMITING_PENDING_STS	No description provided for this bit field.
6 : 6	CONCURRENT_MODE_DISABLE_PENDING_STS	No description provided for this bit field.
7 : 7	SWITCHER_POWER_OK_PENDING_STS	No description provided for this bit field.

SCHG_P_DCDC_INT_MID_SEL | 0x0000111A

Type:Read/Write

Reset: 0x00000000

Selects the MID that will receive the interrupt

Bits	Name	Description
1 : 0	INT_MID_SEL	No description provided for this bit field.

SCHG_P_DCDC_INT_PRIORITY | 0x0000111B

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	INT_PRIORITY	No description provided for this bit field.

SCHG_P_DCDC_CMD_OTG | 0x00001140

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	OTG_EN	Charger Reverse Boost (Type-C Source or OTG) Enable 0 = Disable 1 = Enable
1 : 1	FAST_ROLE_SWAP_CMD	Enable Fast Role Swap. When fast role swap needs to be initiated, SW must assert this bit, along with OTG_EN, and keep this bit asserted for at least 2ms or until OTG device unplug is detected (which ever comes first)

SCHG_P_DCDC_BAT_UVLO_THRESHOLD_CFG | 0x00001151

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
1 : 0	BAT_UVLO_THRESHOLD	Sets VBAT under-voltage lockout for Boost enable 00 = 2.7V 01 = 2.8V 10 = 2.9V 11 = 3.0V 0: OTG_BATTUV_2P7 1: OTG_BATTUV_2P8 2: OTG_BATTUV_2P9 3: OTG_BATTUV_3P0

SCHG_P_DCDC_OTG_CURRENT_LIMIT_CFG | 0x00001152

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
2 : 0	OTG_CURRENT_LIMIT	OTG mode output current limit settings: 000 = 500mA 001 = 1000mA 010 = 1500mA 011 = 2000mA 100 = 2500mA 101 = 3000mA 0: OTG_ILIMIT_500MA 1: OTG_ILIMIT_1000MA 2: OTG_ILIMIT_1500MA 3: OTG_ILIMIT_2000MA 4: OTG_ILIMIT_2500MA 5: OTG_ILIMIT_3000MA

SCHG_P_DCDC_OTG_CFG | 0x00001153

Type:Read/Write

Reset: 0x00000022

PMIC_FTRIM

Bits	Name	Description
0 : 0	OTG_HICCUP_CNTR_RST_TIMER_SEL	Selects the timeout to reset the OTG hiccup counter: 0 = 450ms/840ms/1700ms/3500ms (depending on BOOST_LARGE_CAP_SS_TIMEOUT) 1 = 40ms
2 : 2	ENABLE_OTG_IN_DEBUG_MODE	0 = Do not enable OTG in Type-C Debug SRC mode 1 = Enable OTG in Type-C Debug SRC mode
3 : 3	EN_SOC_BASED_OTG_UVLO	Enables SOC based OTG UVLO detection. When this bit is set and if SOC value is below SOC_BASED_OTG_UVLO threshold, then OTG will be disabled.
4 : 4	OTG_CFG_4	Reserved
5 : 5	DIS_OTG_ON_TSD	Decides whether to disable OTG on Temp Shutdown or not: 0 = Do not disable OTG on TSD 1 = Disable OTG on TSD 0: EN_OTG_ON_TLIM 1: DIS_OTG_ON_TLIM

Bits	Name	Description
6 : 6	FAST_ROLE_SWAP_START_OPTION	Selects the start up option for enabling boost in case of fast role swap: 0 = Assuming VDDCAP, FPFET and switcher reference remains on, directly switch to boost mode 1 = Turn off buck and immediately turn on boost (completing boost startup sequence within 130us)

SCHG_P_DCDC_SOC_BASED_OTG_UVLO_CFG | 0x00001154

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
7 : 0	SOC_BASED_OTG_UVLO	Set SOC based OTG UVLO threshold 0x00 = 0 %0xFF = 100%

SCHG_P_DCDC_BOOST_MAX_SOFTSTART_DELAY | 0x00001155

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
1 : 0	BOOST_MAX_SOFTSTART_DELAY_CFG	Sets the timeout after which Boost softstart is stopped and retried: 00 = 350ms 01 = 700ms 10 = 1400ms 11 = 2800ms 0: BOOST_MAX_SOFTSTART_DELAY_CFG_0 1: BOOST_MAX_SOFTSTART_DELAY_CFG_1

SCHG_P_DCDC_OTG_FAULT_CONDITION_CFG | 0x00001156

Type:Read/Write

Reset: 0x0000003F

PMIC_FTRIM

Bits	Name	Description
0 : 0	USBIN_LT_VT_FAULT_EN	Enables OTG fault condition due to usbin_lt_vt: 0 = Disable 1 = Enable
1 : 1	USBIN_3VOV_FAULT_EN	Enables OTG fault condition due to usbin_3vov: 0 = Disable 1 = Enable
2 : 2	USBIN_LVUV_FAULT_EN	Enables OTG fault condition due to usbin_lvuv: 0 = Disable 1 = Enable
3 : 3	USBIN_ASHDN_FAULT_EN	Enables OTG fault condition due to usbin_ashdn: 0 = Disable 1 = Enable
4 : 4	USBIN_COLLAPSE_FAULT_EN	Enables OTG fault condition due to usbin_collapse: 0 = Disable 1 = Enable
5 : 5	USBIN_MID_COMP_FAULT_EN	Enables OTG fault condition due to usbin_mid_comp: 0 = Disable 1 = Enable

SCHG_P_DCDC_SWITCHER_SOFTSTART_CFG | 0x00001157

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
1 : 0	SWITCHER_REF_SS_RATE	Sets the softstart rate of switcher. Below time shows total ramp up time of reference DAC: 00 = 320us 01 = 640us 10 = 1280us 11 = 2560us

SCHG_P_DCDC_BUCK_OPTIONS_CFG | 0x00001180

Type:Read/Write

Reset: 0x0000008B

PMIC_FTRIM

Bits	Name	Description
0 : 0	ICL_FOR_IMP_CFG	Input Missing Poller configuration: 0 = Runs all the time 1 = Runs when ICL < 300ma
1 : 1	BUCK_OC_PROTECT_EN	Buck converter over-current protection 0 = Disabled 1 = Enabled 0: BUCK_OC_PROTECT_DIS 1: BUCK_OC_PROTECT_EN
2 : 2	HV_HIGH_DUTY_CYCLE_PROTECT_EN	High duty cycle with high input voltage results in switcher disable for 100ms min 0 = Disabled 1 = Enabled 0: HV_HIGH_DUTY_CYCLE_PROTECT_DIS 1: HV_HIGH_DUTY_CYCLE_PROTECT_EN
3 : 3	INPUT_CURRENT_LIMIT_SOFTSTART_EN	Soft-start/stop of input current limit 0 = Disabled 1 = Enabled 0: INPUT_CURRENT_LIMIT_SOFTSTART_DIS 1: INPUT_CURRENT_LIMIT_SOFTSTART_EN
5 : 4	INPUT_SWAP_TIMER_SEL	Selects USB/DC input swap Break-Before-Make timer: 00 = 1ms 01 = 2ms 10 = 5ms 11 = 10ms
6 : 6	EN_SKIP_FE_GF	Enables 5ms GF on the falling edge of skip signal. This GF version of skip is used to mask highest DC (trigger imp) signal: 0 = Disable 5ms GF on the falling edge of skip 1 = Enable 5ms GF on the falling edge of skip
7 : 7	BUCK_OC_DG	Selects BUCK_OC deglitch time: 0 = 15us 1 = 30us

SCHG_P_DCDC_ICL_SOFTSTART_RATE_CFG | 0x00001181

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
1 : 0	ICL_SOFTSTART_RATE	Input current limit soft-start rate 00 = 10us per 50mA step 01 = 15us per 50mA step 10 = 20us per 50mA step 11 = 25us per 50mA step

SCHG_P_DCDC_ICL_SOFTSTOP_RATE_CFG | 0x00001182

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
1 : 0	ICL_SOFTSTOP_RATE	Input current limit soft-stop rate 00 = 10us per 50mA step 01 = 15us per 50mA step 10 = 20us per 50mA step 11 = 25us per 50mA step

SCHG_P_DCDC_VSYSMIN_CFG | 0x00001183

Type:Read/Write

Reset: 0x00000003

PMIC_FTRIM, PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
2 : 0	VSYSMIN_CFG	Selects minimum system voltage level: 000 = 2.7V 001 = 2.8V 010 = 2.9V 011 = 3.0V 100 = 3.1V 101 = 3.2V 110 = 3.3V 111 = 3.4V 0: VSYS_MIN_2P7V 1: VSYS_MIN_2P8V 2: VSYS_MIN_2P9V 3: VSYS_MIN_3P0V 4: VSYS_MIN_3P1V 5: VSYS_MIN_3P2V 6: VSYS_MIN_3P3V 7: VSYS_MIN_3P4V

SCHG_P_DCDC_VREF_VPH_HI_ALARM | 0x00001184

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM, PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
2 : 0	VREF_VPH_HI_ALARM	Selects VPH_HI_ALARM threshold: 000 = 4.3V 001 = 4.4V 010 = 4.5V 011 = 4.6V 100 = 4.7V 101 = 4.8V 110 = 4.9V 111 = 5.0V 0: VPH_HV_ALM_4P3V 1: VPH_HV_ALM_4P4V 2: VPH_HV_ALM_4P5V 3: VPH_HV_ALM_4P6V 4: VPH_HV_ALM_4P7V 5: VPH_HV_ALM_4P8V 6: VPH_HV_ALM_4P9V 7: VPH_HV_ALM_5P0V

SCHG_P_DCDC_VREF_VPH_OV | 0x00001185

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM, PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
2 : 0	VREF_VPH_OV	Selects VPH_OV threshold: 000 = 4.5V 001 = 4.6V 010 = 4.7V 011 = 4.8V 100 = 4.9V 101 = 5.0V 110 = 5.1V 111 = 5.2V 0: VPH_OV_4P5V 1: VPH_OV_4P6V 2: VPH_OV_4P7V 3: VPH_OV_4P8V 4: VPH_OV_4P9V 5: VPH_OV_5P0V 6: VPH_OV_5P1V 7: VPH_OV_5P2V

SCHG_P_DCDC_VBOOST_CFG | 0x00001186

Type:Read/Write

Reset: 0x00000002

PMIC_FTRIM, PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
2 : 0	VBOOST_CFG	Reverse Boost Output Voltage: 000=4.8V 001=4.9V 010=5.0V 011=5.1V 100=5.2V 101=5.3V 110=5.4V 111=5.5V 0: VBOOST_4P8V 1: VBOOST_4P9V 2: VBOOST_5P0V 3: VBOOST_5P1V 4: VBOOST_5P2V 5: VBOOST_5P3V 6: VBOOST_5P4V 7: VBOOST_5P5V

SCHG_P_DCDC_VPH_TRACK_SEL | 0x00001189

Type:Read/Write

Reset: 0x00000001

PMIC_FTRIM, PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
1 : 0	VPH_TRACK_SEL	VPH tracking threshold (above VBAT_SNS_P) 00 = 100mV 01 = 200mV 10 = 300mV 11 = 350mV 0: VPH_TRACK_100mV 1: VPH_TRACK_200mV 2: VPH_TRACK_300mV 3: VPH_TRACK_350mV

SCHG_P_DCDC_GANG_CTL1 | 0x000011C0

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	GANG_LEADER_PID	When GANG_EN (GANG_CTL2[7]) is set, this peripheral will write the same data that is written to the gang leader Peripheral ID. Reads to the gang leader Peripheral ID are ignored by this peripheral. Ganged peripherals must reside within the same Slave ID

SCHG_P_DCDC_GANG_CTL2 | 0x000011C1

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 7	GANG_EN	0 = disable 1 = enable When enabled, this peripheral will write the same data that is written to the gang leader PID. Reads to the gang leader PID are ignored by this peripheral 0: GANGING_DISABLED 1: GANGING_ENABLED

Module Name: SDAM1

Base Address: 0x0000B000

Register Quick Reference:

Register	Offset	Type
SDAM1_INT_RT_STS	0x0000B010	Read
SDAM1_INT_SET_TYPE	0x0000B011	Read
SDAM1_INT_POLARITY_HIGH	0x0000B012	Read
SDAM1_INT_POLARITY_LOW	0x0000B013	Read
SDAM1_INT_LATCHED_CLR	0x0000B014	Write
SDAM1_INT_EN_SET	0x0000B015	Read/Write
SDAM1_INT_EN_CLR	0x0000B016	Read/Write
SDAM1_INT_LATCHED_STS	0x0000B018	Read
SDAM1_INT_PENDING_STS	0x0000B019	Read
SDAM1_INT_MID_SEL	0x0000B01A	Read
SDAM1_INT_PRIORITY	0x0000B01B	Read
SDAM1_MEM_000	0x0000B040	Read/Write

Register	Offset	Type
SDAM1_MEM_001	0x0000B041	Read/Write
SDAM1_MEM_002	0x0000B042	Read/Write
SDAM1_MEM_003	0x0000B043	Read/Write
SDAM1_MEM_004	0x0000B044	Read/Write
SDAM1_MEM_005	0x0000B045	Read/Write
SDAM1_MEM_006	0x0000B046	Read/Write
SDAM1_MEM_007	0x0000B047	Read/Write
SDAM1_MEM_008	0x0000B048	Read/Write
SDAM1_MEM_009	0x0000B049	Read/Write
SDAM1_MEM_010	0x0000B04A	Read/Write
SDAM1_MEM_011	0x0000B04B	Read/Write
SDAM1_MEM_012	0x0000B04C	Read/Write
SDAM1_MEM_013	0x0000B04D	Read/Write
SDAM1_MEM_014	0x0000B04E	Read/Write
SDAM1_MEM_015	0x0000B04F	Read/Write
SDAM1_MEM_016	0x0000B050	Read/Write
SDAM1_MEM_017	0x0000B051	Read/Write
SDAM1_MEM_018	0x0000B052	Read/Write
SDAM1_MEM_019	0x0000B053	Read/Write
SDAM1_MEM_020	0x0000B054	Read/Write
SDAM1_MEM_021	0x0000B055	Read/Write
SDAM1_MEM_022	0x0000B056	Read/Write
SDAM1_MEM_023	0x0000B057	Read/Write
SDAM1_MEM_024	0x0000B058	Read/Write
SDAM1_MEM_025	0x0000B059	Read/Write
SDAM1_MEM_026	0x0000B05A	Read/Write
SDAM1_MEM_027	0x0000B05B	Read/Write
SDAM1_MEM_028	0x0000B05C	Read/Write
SDAM1_MEM_029	0x0000B05D	Read/Write
SDAM1_MEM_030	0x0000B05E	Read/Write
SDAM1_MEM_031	0x0000B05F	Read/Write
SDAM1_MEM_032	0x0000B060	Read/Write

Register	Offset	Type
SDAM1_MEM_033	0x0000B061	Read/Write
SDAM1_MEM_034	0x0000B062	Read/Write
SDAM1_MEM_035	0x0000B063	Read/Write
SDAM1_MEM_036	0x0000B064	Read/Write
SDAM1_MEM_037	0x0000B065	Read/Write
SDAM1_MEM_038	0x0000B066	Read/Write
SDAM1_MEM_039	0x0000B067	Read/Write
SDAM1_MEM_040	0x0000B068	Read/Write
SDAM1_MEM_041	0x0000B069	Read/Write
SDAM1_MEM_042	0x0000B06A	Read/Write
SDAM1_MEM_043	0x0000B06B	Read/Write
SDAM1_MEM_044	0x0000B06C	Read/Write
SDAM1_MEM_045	0x0000B06D	Read/Write
SDAM1_MEM_046	0x0000B06E	Read/Write
SDAM1_MEM_047	0x0000B06F	Read/Write
SDAM1_MEM_048	0x0000B070	Read/Write
SDAM1_MEM_049	0x0000B071	Read/Write
SDAM1_MEM_050	0x0000B072	Read/Write
SDAM1_MEM_051	0x0000B073	Read/Write
SDAM1_MEM_052	0x0000B074	Read/Write
SDAM1_MEM_053	0x0000B075	Read/Write
SDAM1_MEM_054	0x0000B076	Read/Write
SDAM1_MEM_055	0x0000B077	Read/Write
SDAM1_MEM_056	0x0000B078	Read/Write
SDAM1_MEM_057	0x0000B079	Read/Write
SDAM1_MEM_058	0x0000B07A	Read/Write
SDAM1_MEM_059	0x0000B07B	Read/Write
SDAM1_MEM_060	0x0000B07C	Read/Write
SDAM1_MEM_061	0x0000B07D	Read/Write
SDAM1_MEM_062	0x0000B07E	Read/Write
SDAM1_MEM_063	0x0000B07F	Read/Write
SDAM1_MEM_064	0x0000B080	Read/Write

Register	Offset	Type
SDAM1_MEM_065	0x0000B081	Read/Write
SDAM1_MEM_066	0x0000B082	Read/Write
SDAM1_MEM_067	0x0000B083	Read/Write
SDAM1_MEM_068	0x0000B084	Read/Write
SDAM1_MEM_069	0x0000B085	Read/Write
SDAM1_MEM_070	0x0000B086	Read/Write
SDAM1_MEM_071	0x0000B087	Read/Write
SDAM1_MEM_072	0x0000B088	Read/Write
SDAM1_MEM_073	0x0000B089	Read/Write
SDAM1_MEM_074	0x0000B08A	Read/Write
SDAM1_MEM_075	0x0000B08B	Read/Write
SDAM1_MEM_076	0x0000B08C	Read/Write
SDAM1_MEM_077	0x0000B08D	Read/Write
SDAM1_MEM_078	0x0000B08E	Read/Write
SDAM1_MEM_079	0x0000B08F	Read/Write
SDAM1_MEM_080	0x0000B090	Read/Write
SDAM1_MEM_081	0x0000B091	Read/Write
SDAM1_MEM_082	0x0000B092	Read/Write
SDAM1_MEM_083	0x0000B093	Read/Write
SDAM1_MEM_084	0x0000B094	Read/Write
SDAM1_MEM_085	0x0000B095	Read/Write
SDAM1_MEM_086	0x0000B096	Read/Write
SDAM1_MEM_087	0x0000B097	Read/Write
SDAM1_MEM_088	0x0000B098	Read/Write
SDAM1_MEM_089	0x0000B099	Read/Write
SDAM1_MEM_090	0x0000B09A	Read/Write
SDAM1_MEM_091	0x0000B09B	Read/Write
SDAM1_MEM_092	0x0000B09C	Read/Write
SDAM1_MEM_093	0x0000B09D	Read/Write
SDAM1_MEM_094	0x0000B09E	Read/Write
SDAM1_MEM_095	0x0000B09F	Read/Write
SDAM1_MEM_096	0x0000B0A0	Read/Write

Register	Offset	Type
SDAM1_MEM_097	0x0000B0A1	Read/Write
SDAM1_MEM_098	0x0000B0A2	Read/Write
SDAM1_MEM_099	0x0000B0A3	Read/Write
SDAM1_MEM_100	0x0000B0A4	Read/Write
SDAM1_MEM_101	0x0000B0A5	Read/Write
SDAM1_MEM_102	0x0000B0A6	Read/Write
SDAM1_MEM_103	0x0000B0A7	Read/Write
SDAM1_MEM_104	0x0000B0A8	Read/Write
SDAM1_MEM_105	0x0000B0A9	Read/Write
SDAM1_MEM_106	0x0000B0AA	Read/Write
SDAM1_MEM_107	0x0000B0AB	Read/Write
SDAM1_MEM_108	0x0000B0AC	Read/Write
SDAM1_MEM_109	0x0000B0AD	Read/Write
SDAM1_MEM_110	0x0000B0AE	Read/Write
SDAM1_MEM_111	0x0000B0AF	Read/Write
SDAM1_MEM_112	0x0000B0B0	Read/Write
SDAM1_MEM_113	0x0000B0B1	Read/Write
SDAM1_MEM_114	0x0000B0B2	Read/Write
SDAM1_MEM_115	0x0000B0B3	Read/Write
SDAM1_MEM_116	0x0000B0B4	Read/Write
SDAM1_MEM_117	0x0000B0B5	Read/Write
SDAM1_MEM_118	0x0000B0B6	Read/Write
SDAM1_MEM_119	0x0000B0B7	Read/Write
SDAM1_MEM_120	0x0000B0B8	Read/Write
SDAM1_MEM_121	0x0000B0B9	Read/Write
SDAM1_MEM_122	0x0000B0BA	Read/Write
SDAM1_MEM_123	0x0000B0BB	Read/Write
SDAM1_MEM_124	0x0000B0BC	Read/Write
SDAM1_MEM_125	0x0000B0BD	Read/Write
SDAM1_MEM_126	0x0000B0BE	Read/Write
SDAM1_MEM_127	0x0000B0BF	Read/Write

SDAM1_INT_RT_STS | 0x0000B010**Type:**Read**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
1 : 1	STS	Interrupt Real Time Status Bits 0: INT_RT_STATUS_LOW 1: INT_RT_STATUS_HIGH

SDAM1_INT_SET_TYPE | 0x0000B011**Type:**Read**Reset:** 0x00000002

No description provided for this register.

Bits	Name	Description
1 : 1	TYPE	0 = use level trigger interrupts, 1 = use edge trigger interrupts 0: LEVEL 1: EDGE

SDAM1_INT_POLARITY_HIGH | 0x0000B012**Type:**Read**Reset:** 0x00000002

No description provided for this register.

Bits	Name	Description
1 : 1	POLARITY	1= Interrupt will trigger on a level high (rising edge) event, 0 = level high triggering is disabled

SDAM1_INT_POLARITY_LOW | 0x0000B013

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
1 : 1	POLARITY	1' = Interrupt will trigger on a level low (falling edge) event, '0' = level low triggering is disabled 0: LOW_TRIGGER_DISABLED 1: LOW_TRIGGER_ENABLED

SDAM1_INT_LATCHED_CLR | 0x0000B014

Type:Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
1 : 1	INT_LATCHED_CLR	writing a '1' to this interrupt will rearm the interrupt when an interrupt is pending. It clears the internal sticky and sent bits

SDAM1_INT_EN_SET | 0x0000B015

Type:Read/Write

Reset: 0x00000000

PMIC_SET_MASK

Bits	Name	Description
1 : 1	INT_EN	writing '0' to this register has no effect. Writing a '1' will enable the corresponding interrupt. Reading this register will readback enable status 0: INT_DISABLED 1: INT_ENABLED

SDAM1_INT_EN_CLR | 0x0000B016

Type:Read/Write

Reset: 0x00000000

PMIC_CLR_MASK=INT_EN_SET

Bits	Name	Description
1 : 1	INT_EN	writing '0' to this register has no effect. Writing a '1' will disable the corresponding interrupt. Reading this register will readback enable status 0: INT_DISABLED 1: INT_ENABLED

SDAM1_INT_LATCHED_STS | 0x0000B018

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
1 : 1	INT_LATCHED_STS	Debug: Latched (Sticky) Interrupt. '1' indicates that the interrupt has triggered. Once the latched bit is set it can only be cleared by writing the clear bit. 0: NO_INT_LATCHED 1: INTERRUPT_LATCHED

SDAM1_INT_PENDING_STS | 0x0000B019

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
1 : 1	INT_PENDING_STS	Debug: Pending is set if interrupt has been sent but not cleared. 0: NO_INT_PENDING 1: INTERRUPT_PENDING

SDAM1_INT_MID_SEL | 0x0000B01A

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
1 : 0	INT_MID_SEL	Selects the MID that will receive the interrupt 0: MID0 1: MID1 2: MID2 3: MID3

SDAM1_INT_PRIORITY | 0x0000B01B

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	INT_PRIORITY	SR=0 A=1 0: SR 1: A

SDAM1_MEM_000 | 0x0000B040

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_001 | 0x0000B041

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_002 | 0x0000B042

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_003 | 0x0000B043

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_004 | 0x0000B044

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_005 | 0x0000B045**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_006 | 0x0000B046**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_007 | 0x0000B047**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_008 | 0x0000B048**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_009 | 0x0000B049

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_010 | 0x0000B04A

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_011 | 0x0000B04B

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_012 | 0x0000B04C

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_013 | 0x0000B04D

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_014 | 0x0000B04E

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_015 | 0x0000B04F

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_016 | 0x0000B050

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_017 | 0x0000B051

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_018 | 0x0000B052

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_019 | 0x0000B053

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_020 | 0x0000B054

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_021 | 0x0000B055

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_022 | 0x0000B056

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_023 | 0x0000B057**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_024 | 0x0000B058**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_025 | 0x0000B059**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_026 | 0x0000B05A**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_027 | 0x0000B05B

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_028 | 0x0000B05C

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_029 | 0x0000B05D

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_030 | 0x0000B05E

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_031 | 0x0000B05F

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_032 | 0x0000B060

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_033 | 0x0000B061

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_034 | 0x0000B062

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_035 | 0x0000B063

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_036 | 0x0000B064

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_037 | 0x0000B065

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_038 | 0x0000B066

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_039 | 0x0000B067

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_040 | 0x0000B068

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_041 | 0x0000B069**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_042 | 0x0000B06A**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_043 | 0x0000B06B**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_044 | 0x0000B06C**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_045 | 0x0000B06D

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_046 | 0x0000B06E

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_047 | 0x0000B06F

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_048 | 0x0000B070

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_049 | 0x0000B071

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_050 | 0x0000B072

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_051 | 0x0000B073

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_052 | 0x0000B074

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_053 | 0x0000B075

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_054 | 0x0000B076

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_055 | 0x0000B077

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_056 | 0x0000B078

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_057 | 0x0000B079

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_058 | 0x0000B07A

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_059 | 0x0000B07B**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_060 | 0x0000B07C**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_061 | 0x0000B07D**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_062 | 0x0000B07E**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_063 | 0x0000B07F

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_064 | 0x0000B080

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_065 | 0x0000B081

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_066 | 0x0000B082**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_067 | 0x0000B083**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_068 | 0x0000B084**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_069 | 0x0000B085**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_070 | 0x0000B086

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_071 | 0x0000B087

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_072 | 0x0000B088

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_073 | 0x0000B089

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_074 | 0x0000B08A

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_075 | 0x0000B08B

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_076 | 0x0000B08C

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_077 | 0x0000B08D**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_078 | 0x0000B08E**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_079 | 0x0000B08F**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_080 | 0x0000B090**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_081 | 0x0000B091

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_082 | 0x0000B092

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_083 | 0x0000B093

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_084 | 0x0000B094

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_085 | 0x0000B095

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_086 | 0x0000B096

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_087 | 0x0000B097

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_088 | 0x0000B098

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_089 | 0x0000B099

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_090 | 0x0000B09A

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_091 | 0x0000B09B

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_092 | 0x0000B09C

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_093 | 0x0000B09D

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_094 | 0x0000B09E

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_095 | 0x0000B09F

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_096 | 0x0000B0A0

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_097 | 0x0000B0A1

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_098 | 0x0000B0A2

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_099 | 0x0000B0A3

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_100 | 0x0000B0A4

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_101 | 0x0000B0A5

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_102 | 0x0000B0A6

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_103 | 0x0000B0A7

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_104 | 0x0000B0A8

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_105 | 0x0000B0A9

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_106 | 0x0000B0AA

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_107 | 0x0000B0AB

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_108 | 0x0000B0AC

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_109 | 0x0000B0AD

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_110 | 0x0000B0AE

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_111 | 0x0000B0AF

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_112 | 0x0000B0B0

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_113 | 0x0000B0B1**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_114 | 0x0000B0B2**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_115 | 0x0000B0B3**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_116 | 0x0000B0B4**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_117 | 0x0000B0B5

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_118 | 0x0000B0B6

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_119 | 0x0000B0B7

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_120 | 0x0000B0B8

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_121 | 0x0000B0B9

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_122 | 0x0000B0BA

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_123 | 0x0000B0BB

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_124 | 0x0000B0BC

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_125 | 0x0000B0BD

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_126 | 0x0000B0BE

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM1_MEM_127 | 0x0000B0BF

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

Module Name: SDAM2

Base Address: 0x0000B100

Register Quick Reference:

Register	Offset	Type
SDAM2_INT_RT_STS	0x0000B110	Read
SDAM2_INT_SET_TYPE	0x0000B111	Read
SDAM2_INT_POLARITY_HIGH	0x0000B112	Read
SDAM2_INT_POLARITY_LOW	0x0000B113	Read
SDAM2_INT_LATCHED_CLR	0x0000B114	Write
SDAM2_INT_EN_SET	0x0000B115	Read/Write
SDAM2_INT_EN_CLR	0x0000B116	Read/Write
SDAM2_INT_LATCHED_STS	0x0000B118	Read
SDAM2_INT_PENDING_STS	0x0000B119	Read
SDAM2_INT_MID_SEL	0x0000B11A	Read
SDAM2_INT_PRIORITY	0x0000B11B	Read
SDAM2_MEM_000	0x0000B140	Read/Write
SDAM2_MEM_001	0x0000B141	Read/Write
SDAM2_MEM_002	0x0000B142	Read/Write
SDAM2_MEM_003	0x0000B143	Read/Write
SDAM2_MEM_004	0x0000B144	Read/Write
SDAM2_MEM_005	0x0000B145	Read/Write
SDAM2_MEM_006	0x0000B146	Read/Write
SDAM2_MEM_007	0x0000B147	Read/Write
SDAM2_MEM_008	0x0000B148	Read/Write
SDAM2_MEM_009	0x0000B149	Read/Write
SDAM2_MEM_010	0x0000B14A	Read/Write
SDAM2_MEM_011	0x0000B14B	Read/Write

Register	Offset	Type
SDAM2_MEM_012	0x0000B14C	Read/Write
SDAM2_MEM_013	0x0000B14D	Read/Write
SDAM2_MEM_014	0x0000B14E	Read/Write
SDAM2_MEM_015	0x0000B14F	Read/Write
SDAM2_MEM_016	0x0000B150	Read/Write
SDAM2_MEM_017	0x0000B151	Read/Write
SDAM2_MEM_018	0x0000B152	Read/Write
SDAM2_MEM_019	0x0000B153	Read/Write
SDAM2_MEM_020	0x0000B154	Read/Write
SDAM2_MEM_021	0x0000B155	Read/Write
SDAM2_MEM_022	0x0000B156	Read/Write
SDAM2_MEM_023	0x0000B157	Read/Write
SDAM2_MEM_024	0x0000B158	Read/Write
SDAM2_MEM_025	0x0000B159	Read/Write
SDAM2_MEM_026	0x0000B15A	Read/Write
SDAM2_MEM_027	0x0000B15B	Read/Write
SDAM2_MEM_028	0x0000B15C	Read/Write
SDAM2_MEM_029	0x0000B15D	Read/Write
SDAM2_MEM_030	0x0000B15E	Read/Write
SDAM2_MEM_031	0x0000B15F	Read/Write
SDAM2_MEM_032	0x0000B160	Read/Write
SDAM2_MEM_033	0x0000B161	Read/Write
SDAM2_MEM_034	0x0000B162	Read/Write
SDAM2_MEM_035	0x0000B163	Read/Write
SDAM2_MEM_036	0x0000B164	Read/Write
SDAM2_MEM_037	0x0000B165	Read/Write
SDAM2_MEM_038	0x0000B166	Read/Write
SDAM2_MEM_039	0x0000B167	Read/Write
SDAM2_MEM_040	0x0000B168	Read/Write
SDAM2_MEM_041	0x0000B169	Read/Write
SDAM2_MEM_042	0x0000B16A	Read/Write
SDAM2_MEM_043	0x0000B16B	Read/Write

Register	Offset	Type
SDAM2_MEM_044	0x0000B16C	Read/Write
SDAM2_MEM_045	0x0000B16D	Read/Write
SDAM2_MEM_046	0x0000B16E	Read/Write
SDAM2_MEM_047	0x0000B16F	Read/Write
SDAM2_MEM_048	0x0000B170	Read/Write
SDAM2_MEM_049	0x0000B171	Read/Write
SDAM2_MEM_050	0x0000B172	Read/Write
SDAM2_MEM_051	0x0000B173	Read/Write
SDAM2_MEM_052	0x0000B174	Read/Write
SDAM2_MEM_053	0x0000B175	Read/Write
SDAM2_MEM_054	0x0000B176	Read/Write
SDAM2_MEM_055	0x0000B177	Read/Write
SDAM2_MEM_056	0x0000B178	Read/Write
SDAM2_MEM_057	0x0000B179	Read/Write
SDAM2_MEM_058	0x0000B17A	Read/Write
SDAM2_MEM_059	0x0000B17B	Read/Write
SDAM2_MEM_060	0x0000B17C	Read/Write
SDAM2_MEM_061	0x0000B17D	Read/Write
SDAM2_MEM_062	0x0000B17E	Read/Write
SDAM2_MEM_063	0x0000B17F	Read/Write
SDAM2_MEM_064	0x0000B180	Read/Write
SDAM2_MEM_065	0x0000B181	Read/Write
SDAM2_MEM_066	0x0000B182	Read/Write
SDAM2_MEM_067	0x0000B183	Read/Write
SDAM2_MEM_068	0x0000B184	Read/Write
SDAM2_MEM_069	0x0000B185	Read/Write
SDAM2_MEM_070	0x0000B186	Read/Write
SDAM2_MEM_071	0x0000B187	Read/Write
SDAM2_MEM_072	0x0000B188	Read/Write
SDAM2_MEM_073	0x0000B189	Read/Write
SDAM2_MEM_074	0x0000B18A	Read/Write
SDAM2_MEM_075	0x0000B18B	Read/Write

Register	Offset	Type
SDAM2_MEM_076	0x0000B18C	Read/Write
SDAM2_MEM_077	0x0000B18D	Read/Write
SDAM2_MEM_078	0x0000B18E	Read/Write
SDAM2_MEM_079	0x0000B18F	Read/Write
SDAM2_MEM_080	0x0000B190	Read/Write
SDAM2_MEM_081	0x0000B191	Read/Write
SDAM2_MEM_082	0x0000B192	Read/Write
SDAM2_MEM_083	0x0000B193	Read/Write
SDAM2_MEM_084	0x0000B194	Read/Write
SDAM2_MEM_085	0x0000B195	Read/Write
SDAM2_MEM_086	0x0000B196	Read/Write
SDAM2_MEM_087	0x0000B197	Read/Write
SDAM2_MEM_088	0x0000B198	Read/Write
SDAM2_MEM_089	0x0000B199	Read/Write
SDAM2_MEM_090	0x0000B19A	Read/Write
SDAM2_MEM_091	0x0000B19B	Read/Write
SDAM2_MEM_092	0x0000B19C	Read/Write
SDAM2_MEM_093	0x0000B19D	Read/Write
SDAM2_MEM_094	0x0000B19E	Read/Write
SDAM2_MEM_095	0x0000B19F	Read/Write
SDAM2_MEM_096	0x0000B1A0	Read/Write
SDAM2_MEM_097	0x0000B1A1	Read/Write
SDAM2_MEM_098	0x0000B1A2	Read/Write
SDAM2_MEM_099	0x0000B1A3	Read/Write
SDAM2_MEM_100	0x0000B1A4	Read/Write
SDAM2_MEM_101	0x0000B1A5	Read/Write
SDAM2_MEM_102	0x0000B1A6	Read/Write
SDAM2_MEM_103	0x0000B1A7	Read/Write
SDAM2_MEM_104	0x0000B1A8	Read/Write
SDAM2_MEM_105	0x0000B1A9	Read/Write
SDAM2_MEM_106	0x0000B1AA	Read/Write
SDAM2_MEM_107	0x0000B1AB	Read/Write

Register	Offset	Type
SDAM2_MEM_108	0x0000B1AC	Read/Write
SDAM2_MEM_109	0x0000B1AD	Read/Write
SDAM2_MEM_110	0x0000B1AE	Read/Write
SDAM2_MEM_111	0x0000B1AF	Read/Write
SDAM2_MEM_112	0x0000B1B0	Read/Write
SDAM2_MEM_113	0x0000B1B1	Read/Write
SDAM2_MEM_114	0x0000B1B2	Read/Write
SDAM2_MEM_115	0x0000B1B3	Read/Write
SDAM2_MEM_116	0x0000B1B4	Read/Write
SDAM2_MEM_117	0x0000B1B5	Read/Write
SDAM2_MEM_118	0x0000B1B6	Read/Write
SDAM2_MEM_119	0x0000B1B7	Read/Write
SDAM2_MEM_120	0x0000B1B8	Read/Write
SDAM2_MEM_121	0x0000B1B9	Read/Write
SDAM2_MEM_122	0x0000B1BA	Read/Write
SDAM2_MEM_123	0x0000B1BB	Read/Write
SDAM2_MEM_124	0x0000B1BC	Read/Write
SDAM2_MEM_125	0x0000B1BD	Read/Write
SDAM2_MEM_126	0x0000B1BE	Read/Write
SDAM2_MEM_127	0x0000B1BF	Read/Write

SDAM2_INT_RT_STS | 0x0000B110

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
1 : 1	STS	Interrupt Real Time Status Bits 0: INT_RT_STATUS_LOW 1: INT_RT_STATUS_HIGH

SDAM2_INT_SET_TYPE | 0x0000B11**Type:**Read**Reset:** 0x00000002

No description provided for this register.

Bits	Name	Description
1 : 1	TYPE	0 = use level trigger interrupts, 1 = use edge trigger interrupts 0: LEVEL 1: EDGE

SDAM2_INT_POLARITY_HIGH | 0x0000B112**Type:**Read**Reset:** 0x00000002

No description provided for this register.

Bits	Name	Description
1 : 1	POLARITY	1= Interrupt will trigger on a level high (rising edge) event, 0 = level high triggering is disabled

SDAM2_INT_POLARITY_LOW | 0x0000B113**Type:**Read**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
1 : 1	POLARITY	1' = Interrupt will trigger on a level low (falling edge) event, '0' = level low triggering is disabled 0: LOW_TRIGGER_DISABLED 1: LOW_TRIGGER_ENABLED

SDAM2_INT_LATCHED_CLR | 0x0000B114**Type:**Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
1 : 1	INT_LATCHED_CLR	writing a '1' to this interrupt will rearm the interrupt when an interrupt is pending. It clears the internal sticky and sent bits

SDAM2_INT_EN_SET | 0x0000B115**Type:**Read/Write**Reset:** 0x00000000

PMIC_SET_MASK

Bits	Name	Description
1 : 1	INT_EN	writing '0' to this register has no effect. Writing a '1' will enable the corresponding interrupt. Reading this register will readback enable status 0: INT_DISABLED 1: INT_ENABLED

SDAM2_INT_EN_CLR | 0x0000B116**Type:**Read/Write**Reset:** 0x00000000

PMIC_CLR_MASK=INT_EN_SET

Bits	Name	Description
1 : 1	INT_EN	writing '0' to this register has no effect. Writing a '1' will disable the corresponding interrupt. Reading this register will readback enable status 0: INT_DISABLED 1: INT_ENABLED

SDAM2_INT_LATCHED_STS | 0x0000B118**Type:**Read**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
1 : 1	INT_LATCHED_STS	Debug: Latched (Sticky) Interrupt. '1' indicates that the interrupt has triggered. Once the latched bit is set it can only be cleared by writing the clear bit. 0: NO_INT_LATCHED 1: INTERRUPT_LATCHED

SDAM2_INT_PENDING_STS | 0x0000B119**Type:**Read**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
1 : 1	INT_PENDING_STS	Debug: Pending is set if interrupt has been sent but not cleared. 0: NO_INT_PENDING 1: INTERRUPT_PENDING

SDAM2_INT_MID_SEL | 0x0000B11A**Type:**Read**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
1 : 0	INT_MID_SEL	Selects the MID that will receive the interrupt 0: MID0 1: MID1 2: MID2 3: MID3

SDAM2_INT_PRIORITY | 0x0000B11B

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	INT_PRIORITY	SR=0 A=1 0: SR 1: A

SDAM2_MEM_000 | 0x0000B140

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_001 | 0x0000B141

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_002 | 0x0000B142**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_003 | 0x0000B143**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_004 | 0x0000B144**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_005 | 0x0000B145**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_006 | 0x0000B146

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_007 | 0x0000B147

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_008 | 0x0000B148

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_009 | 0x0000B149**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_010 | 0x0000B14A**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_011 | 0x0000B14B**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_012 | 0x0000B14C**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_013 | 0x0000B14D

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_014 | 0x0000B14E

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_015 | 0x0000B14F

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_016 | 0x0000B150

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_017 | 0x0000B151

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_018 | 0x0000B152

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_019 | 0x0000B153

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_020 | 0x0000B154**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_021 | 0x0000B155**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_022 | 0x0000B156**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_023 | 0x0000B157**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_024 | 0x0000B158

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_025 | 0x0000B159

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_026 | 0x0000B15A

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_027 | 0x0000B15B**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_028 | 0x0000B15C**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_029 | 0x0000B15D**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_030 | 0x0000B15E**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_031 | 0x0000B15F

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_032 | 0x0000B160

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_033 | 0x0000B161

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_034 | 0x0000B162

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_035 | 0x0000B163

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_036 | 0x0000B164

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_037 | 0x0000B165

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_038 | 0x0000B166**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_039 | 0x0000B167**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_040 | 0x0000B168**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_041 | 0x0000B169**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_042 | 0x0000B16A

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_043 | 0x0000B16B

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_044 | 0x0000B16C

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_045 | 0x0000B16D**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_046 | 0x0000B16E**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_047 | 0x0000B16F**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_048 | 0x0000B170**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_049 | 0x0000B171

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_050 | 0x0000B172

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_051 | 0x0000B173

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_052 | 0x0000B174

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_053 | 0x0000B175

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_054 | 0x0000B176

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_055 | 0x0000B177

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_056 | 0x0000B178**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_057 | 0x0000B179**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_058 | 0x0000B17A**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_059 | 0x0000B17B**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_060 | 0x0000B17C

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_061 | 0x0000B17D

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_062 | 0x0000B17E

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_063 | 0x0000B17F**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_064 | 0x0000B180**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_065 | 0x0000B181**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_066 | 0x0000B182**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_067 | 0x0000B183

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_068 | 0x0000B184

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_069 | 0x0000B185

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_070 | 0x0000B186

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_071 | 0x0000B187

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_072 | 0x0000B188

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_073 | 0x0000B189

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_074 | 0x0000B18A

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_075 | 0x0000B18B

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_076 | 0x0000B18C

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_077 | 0x0000B18D

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_078 | 0x0000B18E

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_079 | 0x0000B18F

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_080 | 0x0000B190

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_081 | 0x0000B191**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_082 | 0x0000B192**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_083 | 0x0000B193**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_084 | 0x0000B194**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_085 | 0x0000B195

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_086 | 0x0000B196

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_087 | 0x0000B197

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_088 | 0x0000B198

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_089 | 0x0000B199

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_090 | 0x0000B19A

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_091 | 0x0000B19B

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_092 | 0x0000B19C

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_093 | 0x0000B19D

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_094 | 0x0000B19E

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_095 | 0x0000B19F

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_096 | 0x0000B1A0

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_097 | 0x0000B1A1

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_098 | 0x0000B1A2

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_099 | 0x0000B1A3**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_100 | 0x0000B1A4**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_101 | 0x0000B1A5**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_102 | 0x0000B1A6**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_103 | 0x0000B1A7

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_104 | 0x0000B1A8

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_105 | 0x0000B1A9

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_106 | 0x0000B1AA

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_107 | 0x0000B1AB

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_108 | 0x0000B1AC

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_109 | 0x0000B1AD

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_110 | 0x0000B1AE**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_111 | 0x0000B1AF**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_112 | 0x0000B1B0**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_113 | 0x0000B1B1**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_114 | 0x0000B1B2

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_115 | 0x0000B1B3

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_116 | 0x0000B1B4

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_117 | 0x0000B1B5**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_118 | 0x0000B1B6**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_119 | 0x0000B1B7**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_120 | 0x0000B1B8**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_121 | 0x0000B1B9

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_122 | 0x0000B1BA

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_123 | 0x0000B1BB

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_124 | 0x0000B1BC

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_125 | 0x0000B1BD

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_126 | 0x0000B1BE

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM2_MEM_127 | 0x0000B1BF

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

Module Name: SDAM3**Base Address: 0x0000B200****Register Quick Reference:**

Register	Offset	Type
SDAM3_INT_RT_STS	0x0000B210	Read
SDAM3_INT_SET_TYPE	0x0000B211	Read
SDAM3_INT_POLARITY_HIGH	0x0000B212	Read
SDAM3_INT_POLARITY_LOW	0x0000B213	Read
SDAM3_INT_LATCHED_CLR	0x0000B214	Write
SDAM3_INT_EN_SET	0x0000B215	Read/Write
SDAM3_INT_EN_CLR	0x0000B216	Read/Write
SDAM3_INT_LATCHED_STS	0x0000B218	Read
SDAM3_INT_PENDING_STS	0x0000B219	Read
SDAM3_INT_MID_SEL	0x0000B21A	Read
SDAM3_INT_PRIORITY	0x0000B21B	Read
SDAM3_MEM_000	0x0000B240	Read/Write
SDAM3_MEM_001	0x0000B241	Read/Write
SDAM3_MEM_002	0x0000B242	Read/Write
SDAM3_MEM_003	0x0000B243	Read/Write
SDAM3_MEM_004	0x0000B244	Read/Write
SDAM3_MEM_005	0x0000B245	Read/Write
SDAM3_MEM_006	0x0000B246	Read/Write
SDAM3_MEM_007	0x0000B247	Read/Write
SDAM3_MEM_008	0x0000B248	Read/Write
SDAM3_MEM_009	0x0000B249	Read/Write
SDAM3_MEM_010	0x0000B24A	Read/Write
SDAM3_MEM_011	0x0000B24B	Read/Write
SDAM3_MEM_012	0x0000B24C	Read/Write
SDAM3_MEM_013	0x0000B24D	Read/Write
SDAM3_MEM_014	0x0000B24E	Read/Write
SDAM3_MEM_015	0x0000B24F	Read/Write
SDAM3_MEM_016	0x0000B250	Read/Write
SDAM3_MEM_017	0x0000B251	Read/Write

Register	Offset	Type
SDAM3_MEM_018	0x0000B252	Read/Write
SDAM3_MEM_019	0x0000B253	Read/Write
SDAM3_MEM_020	0x0000B254	Read/Write
SDAM3_MEM_021	0x0000B255	Read/Write
SDAM3_MEM_022	0x0000B256	Read/Write
SDAM3_MEM_023	0x0000B257	Read/Write
SDAM3_MEM_024	0x0000B258	Read/Write
SDAM3_MEM_025	0x0000B259	Read/Write
SDAM3_MEM_026	0x0000B25A	Read/Write
SDAM3_MEM_027	0x0000B25B	Read/Write
SDAM3_MEM_028	0x0000B25C	Read/Write
SDAM3_MEM_029	0x0000B25D	Read/Write
SDAM3_MEM_030	0x0000B25E	Read/Write
SDAM3_MEM_031	0x0000B25F	Read/Write
SDAM3_MEM_032	0x0000B260	Read/Write
SDAM3_MEM_033	0x0000B261	Read/Write
SDAM3_MEM_034	0x0000B262	Read/Write
SDAM3_MEM_035	0x0000B263	Read/Write
SDAM3_MEM_036	0x0000B264	Read/Write
SDAM3_MEM_037	0x0000B265	Read/Write
SDAM3_MEM_038	0x0000B266	Read/Write
SDAM3_MEM_039	0x0000B267	Read/Write
SDAM3_MEM_040	0x0000B268	Read/Write
SDAM3_MEM_041	0x0000B269	Read/Write
SDAM3_MEM_042	0x0000B26A	Read/Write
SDAM3_MEM_043	0x0000B26B	Read/Write
SDAM3_MEM_044	0x0000B26C	Read/Write
SDAM3_MEM_045	0x0000B26D	Read/Write
SDAM3_MEM_046	0x0000B26E	Read/Write
SDAM3_MEM_047	0x0000B26F	Read/Write
SDAM3_MEM_048	0x0000B270	Read/Write
SDAM3_MEM_049	0x0000B271	Read/Write

Register	Offset	Type
SDAM3_MEM_050	0x0000B272	Read/Write
SDAM3_MEM_051	0x0000B273	Read/Write
SDAM3_MEM_052	0x0000B274	Read/Write
SDAM3_MEM_053	0x0000B275	Read/Write
SDAM3_MEM_054	0x0000B276	Read/Write
SDAM3_MEM_055	0x0000B277	Read/Write
SDAM3_MEM_056	0x0000B278	Read/Write
SDAM3_MEM_057	0x0000B279	Read/Write
SDAM3_MEM_058	0x0000B27A	Read/Write
SDAM3_MEM_059	0x0000B27B	Read/Write
SDAM3_MEM_060	0x0000B27C	Read/Write
SDAM3_MEM_061	0x0000B27D	Read/Write
SDAM3_MEM_062	0x0000B27E	Read/Write
SDAM3_MEM_063	0x0000B27F	Read/Write
SDAM3_MEM_064	0x0000B280	Read/Write
SDAM3_MEM_065	0x0000B281	Read/Write
SDAM3_MEM_066	0x0000B282	Read/Write
SDAM3_MEM_067	0x0000B283	Read/Write
SDAM3_MEM_068	0x0000B284	Read/Write
SDAM3_MEM_069	0x0000B285	Read/Write
SDAM3_MEM_070	0x0000B286	Read/Write
SDAM3_MEM_071	0x0000B287	Read/Write
SDAM3_MEM_072	0x0000B288	Read/Write
SDAM3_MEM_073	0x0000B289	Read/Write
SDAM3_MEM_074	0x0000B28A	Read/Write
SDAM3_MEM_075	0x0000B28B	Read/Write
SDAM3_MEM_076	0x0000B28C	Read/Write
SDAM3_MEM_077	0x0000B28D	Read/Write
SDAM3_MEM_078	0x0000B28E	Read/Write
SDAM3_MEM_079	0x0000B28F	Read/Write
SDAM3_MEM_080	0x0000B290	Read/Write
SDAM3_MEM_081	0x0000B291	Read/Write

Register	Offset	Type
SDAM3_MEM_082	0x0000B292	Read/Write
SDAM3_MEM_083	0x0000B293	Read/Write
SDAM3_MEM_084	0x0000B294	Read/Write
SDAM3_MEM_085	0x0000B295	Read/Write
SDAM3_MEM_086	0x0000B296	Read/Write
SDAM3_MEM_087	0x0000B297	Read/Write
SDAM3_MEM_088	0x0000B298	Read/Write
SDAM3_MEM_089	0x0000B299	Read/Write
SDAM3_MEM_090	0x0000B29A	Read/Write
SDAM3_MEM_091	0x0000B29B	Read/Write
SDAM3_MEM_092	0x0000B29C	Read/Write
SDAM3_MEM_093	0x0000B29D	Read/Write
SDAM3_MEM_094	0x0000B29E	Read/Write
SDAM3_MEM_095	0x0000B29F	Read/Write
SDAM3_MEM_096	0x0000B2A0	Read/Write
SDAM3_MEM_097	0x0000B2A1	Read/Write
SDAM3_MEM_098	0x0000B2A2	Read/Write
SDAM3_MEM_099	0x0000B2A3	Read/Write
SDAM3_MEM_100	0x0000B2A4	Read/Write
SDAM3_MEM_101	0x0000B2A5	Read/Write
SDAM3_MEM_102	0x0000B2A6	Read/Write
SDAM3_MEM_103	0x0000B2A7	Read/Write
SDAM3_MEM_104	0x0000B2A8	Read/Write
SDAM3_MEM_105	0x0000B2A9	Read/Write
SDAM3_MEM_106	0x0000B2AA	Read/Write
SDAM3_MEM_107	0x0000B2AB	Read/Write
SDAM3_MEM_108	0x0000B2AC	Read/Write
SDAM3_MEM_109	0x0000B2AD	Read/Write
SDAM3_MEM_110	0x0000B2AE	Read/Write
SDAM3_MEM_111	0x0000B2AF	Read/Write
SDAM3_MEM_112	0x0000B2B0	Read/Write
SDAM3_MEM_113	0x0000B2B1	Read/Write

Register	Offset	Type
SDAM3_MEM_114	0x0000B2B2	Read/Write
SDAM3_MEM_115	0x0000B2B3	Read/Write
SDAM3_MEM_116	0x0000B2B4	Read/Write
SDAM3_MEM_117	0x0000B2B5	Read/Write
SDAM3_MEM_118	0x0000B2B6	Read/Write
SDAM3_MEM_119	0x0000B2B7	Read/Write
SDAM3_MEM_120	0x0000B2B8	Read/Write
SDAM3_MEM_121	0x0000B2B9	Read/Write
SDAM3_MEM_122	0x0000B2BA	Read/Write
SDAM3_MEM_123	0x0000B2BB	Read/Write
SDAM3_MEM_124	0x0000B2BC	Read/Write
SDAM3_MEM_125	0x0000B2BD	Read/Write
SDAM3_MEM_126	0x0000B2BE	Read/Write
SDAM3_MEM_127	0x0000B2BF	Read/Write

SDAM3_INT_RT_STS | 0x0000B210

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
1 : 1	STS	Interrupt Real Time Status Bits 0: INT_RT_STATUS_LOW 1: INT_RT_STATUS_HIGH

SDAM3_INT_SET_TYPE | 0x0000B211

Type:Read

Reset: 0x00000002

No description provided for this register.

Bits	Name	Description
1 : 1	TYPE	0 = use level trigger interrupts, 1 = use edge trigger interrupts 0: LEVEL 1: EDGE

SDAM3_INT_POLARITY_HIGH | 0x0000B212

Type:Read

Reset: 0x00000002

No description provided for this register.

Bits	Name	Description
1 : 1	POLARITY	1= Interrupt will trigger on a level high (rising edge) event, 0 = level high triggering is disabled

SDAM3_INT_POLARITY_LOW | 0x0000B213

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
1 : 1	POLARITY	1' = Interrupt will trigger on a level low (falling edge) event, '0' = level low triggering is disabled 0: LOW_TRIGGER_DISABLED 1: LOW_TRIGGER_ENABLED

SDAM3_INT_LATCHED_CLR | 0x0000B214

Type:Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
1 : 1	INT_LATCHED_CLR	writing a '1' to this interrupt will rearm the interrupt when an interrupt is pending. It clears the internal sticky and sent bits

SDAM3_INT_EN_SET | 0x0000B215

Type:Read/Write

Reset: 0x00000000

PMIC_SET_MASK

Bits	Name	Description
1 : 1	INT_EN	writing '0' to this register has no effect. Writing a '1' will enable the corresponding interrupt. Reading this register will readback enable status 0: INT_DISABLED 1: INT_ENABLED

SDAM3_INT_EN_CLR | 0x0000B216

Type:Read/Write

Reset: 0x00000000

PMIC_CLR_MASK=INT_EN_SET

Bits	Name	Description
1 : 1	INT_EN	writing '0' to this register has no effect. Writing a '1' will disable the corresponding interrupt. Reading this register will readback enable status 0: INT_DISABLED 1: INT_ENABLED

SDAM3_INT_LATCHED_STS | 0x0000B218

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
1 : 1	INT_LATCHED_STS	Debug: Latched (Sticky) Interrupt. '1' indicates that the interrupt has triggered. Once the latched bit is set it can only be cleared by writing the clear bit. 0: NO_INT_LATCHED 1: INTERRUPT_LATCHED

SDAM3_INT_PENDING_STS | 0x0000B219

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
1 : 1	INT_PENDING_STS	Debug: Pending is set if interrupt has been sent but not cleared. 0: NO_INT_PENDING 1: INTERRUPT_PENDING

SDAM3_INT_MID_SEL | 0x0000B21A

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
1 : 0	INT_MID_SEL	Selects the MID that will receive the interrupt 0: MID0 1: MID1 2: MID2 3: MID3

SDAM3_INT_PRIORITY | 0x0000B21B

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	INT_PRIORITY	SR=0 A=1 0: SR 1: A

SDAM3_MEM_000 | 0x0000B240

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_001 | 0x0000B241

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_002 | 0x0000B242

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_003 | 0x0000B243

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_004 | 0x0000B244

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_005 | 0x0000B245

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_006 | 0x0000B246

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_007 | 0x0000B247

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_008 | 0x0000B248

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_009 | 0x0000B249

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_010 | 0x0000B24A

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_011 | 0x0000B24B

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_012 | 0x0000B24C

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_013 | 0x0000B24D

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_014 | 0x0000B24E**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_015 | 0x0000B24F**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_016 | 0x0000B250**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_017 | 0x0000B251**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_018 | 0x0000B252

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_019 | 0x0000B253

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_020 | 0x0000B254

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_021 | 0x0000B255**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_022 | 0x0000B256**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_023 | 0x0000B257**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_024 | 0x0000B258**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_025 | 0x0000B259

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_026 | 0x0000B25A

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_027 | 0x0000B25B

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_028 | 0x0000B25C

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_029 | 0x0000B25D

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_030 | 0x0000B25E

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_031 | 0x0000B25F

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_032 | 0x0000B260**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_033 | 0x0000B261**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_034 | 0x0000B262**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_035 | 0x0000B263**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_036 | 0x0000B264

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_037 | 0x0000B265

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_038 | 0x0000B266

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_039 | 0x0000B267**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_040 | 0x0000B268**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_041 | 0x0000B269**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_042 | 0x0000B26A**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_043 | 0x0000B26B

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_044 | 0x0000B26C

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_045 | 0x0000B26D

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_046 | 0x0000B26E

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_047 | 0x0000B26F

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_048 | 0x0000B270

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_049 | 0x0000B271

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_050 | 0x0000B272**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_051 | 0x0000B273**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_052 | 0x0000B274**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_053 | 0x0000B275**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_054 | 0x0000B276

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_055 | 0x0000B277

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_056 | 0x0000B278

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_057 | 0x0000B279**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_058 | 0x0000B27A**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_059 | 0x0000B27B**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_060 | 0x0000B27C**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_061 | 0x0000B27D

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_062 | 0x0000B27E

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_063 | 0x0000B27F

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_064 | 0x0000B280

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_065 | 0x0000B281

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_066 | 0x0000B282

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_067 | 0x0000B283

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_068 | 0x0000B284**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_069 | 0x0000B285**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_070 | 0x0000B286**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_071 | 0x0000B287**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_072 | 0x0000B288

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_073 | 0x0000B289

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_074 | 0x0000B28A

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_075 | 0x0000B28B**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_076 | 0x0000B28C**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_077 | 0x0000B28D**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_078 | 0x0000B28E**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_079 | 0x0000B28F

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_080 | 0x0000B290

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_081 | 0x0000B291

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_082 | 0x0000B292

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_083 | 0x0000B293

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_084 | 0x0000B294

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_085 | 0x0000B295

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_086 | 0x0000B296**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_087 | 0x0000B297**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_088 | 0x0000B298**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_089 | 0x0000B299**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_090 | 0x0000B29A

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_091 | 0x0000B29B

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_092 | 0x0000B29C

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_093 | 0x0000B29D**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_094 | 0x0000B29E**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_095 | 0x0000B29F**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_096 | 0x0000B2A0**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_097 | 0x0000B2A1

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_098 | 0x0000B2A2

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_099 | 0x0000B2A3

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_100 | 0x0000B2A4

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_101 | 0x0000B2A5

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_102 | 0x0000B2A6

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_103 | 0x0000B2A7

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_104 | 0x0000B2A8**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_105 | 0x0000B2A9**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_106 | 0x0000B2AA**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_107 | 0x0000B2AB**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_108 | 0x0000B2AC

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_109 | 0x0000B2AD

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_110 | 0x0000B2AE

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_111 | 0x0000B2AF**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_112 | 0x0000B2B0**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_113 | 0x0000B2B1**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_114 | 0x0000B2B2**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_115 | 0x0000B2B3

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_116 | 0x0000B2B4

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_117 | 0x0000B2B5

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_118 | 0x0000B2B6

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_119 | 0x0000B2B7

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_120 | 0x0000B2B8

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_121 | 0x0000B2B9

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_122 | 0x0000B2BA**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_123 | 0x0000B2BB**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_124 | 0x0000B2BC**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_125 | 0x0000B2BD**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_126 | 0x0000B2BE

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM3_MEM_127 | 0x0000B2BF

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

Module Name: SDAM4

Base Address: 0x0000B300

Register Quick Reference:

Register	Offset	Type
SDAM4_INT_RT_STS	0x0000B310	Read
SDAM4_INT_SET_TYPE	0x0000B311	Read
SDAM4_INT_POLARITY_HIGH	0x0000B312	Read
SDAM4_INT_POLARITY_LOW	0x0000B313	Read
SDAM4_INT_LATCHED_CLR	0x0000B314	Write
SDAM4_INT_EN_SET	0x0000B315	Read/Write
SDAM4_INT_EN_CLR	0x0000B316	Read/Write

Register	Offset	Type
SDAM4_INT_LATCHED_STS	0x0000B318	Read
SDAM4_INT_PENDING_STS	0x0000B319	Read
SDAM4_INT_MID_SEL	0x0000B31A	Read
SDAM4_INT_PRIORITY	0x0000B31B	Read
SDAM4_MEM_000	0x0000B340	Read/Write
SDAM4_MEM_001	0x0000B341	Read/Write
SDAM4_MEM_002	0x0000B342	Read/Write
SDAM4_MEM_003	0x0000B343	Read/Write
SDAM4_MEM_004	0x0000B344	Read/Write
SDAM4_MEM_005	0x0000B345	Read/Write
SDAM4_MEM_006	0x0000B346	Read/Write
SDAM4_MEM_007	0x0000B347	Read/Write
SDAM4_MEM_008	0x0000B348	Read/Write
SDAM4_MEM_009	0x0000B349	Read/Write
SDAM4_MEM_010	0x0000B34A	Read/Write
SDAM4_MEM_011	0x0000B34B	Read/Write
SDAM4_MEM_012	0x0000B34C	Read/Write
SDAM4_MEM_013	0x0000B34D	Read/Write
SDAM4_MEM_014	0x0000B34E	Read/Write
SDAM4_MEM_015	0x0000B34F	Read/Write
SDAM4_MEM_016	0x0000B350	Read/Write
SDAM4_MEM_017	0x0000B351	Read/Write
SDAM4_MEM_018	0x0000B352	Read/Write
SDAM4_MEM_019	0x0000B353	Read/Write
SDAM4_MEM_020	0x0000B354	Read/Write
SDAM4_MEM_021	0x0000B355	Read/Write
SDAM4_MEM_022	0x0000B356	Read/Write
SDAM4_MEM_023	0x0000B357	Read/Write
SDAM4_MEM_024	0x0000B358	Read/Write
SDAM4_MEM_025	0x0000B359	Read/Write
SDAM4_MEM_026	0x0000B35A	Read/Write
SDAM4_MEM_027	0x0000B35B	Read/Write

Register	Offset	Type
SDAM4_MEM_028	0x0000B35C	Read/Write
SDAM4_MEM_029	0x0000B35D	Read/Write
SDAM4_MEM_030	0x0000B35E	Read/Write
SDAM4_MEM_031	0x0000B35F	Read/Write
SDAM4_MEM_032	0x0000B360	Read/Write
SDAM4_MEM_033	0x0000B361	Read/Write
SDAM4_MEM_034	0x0000B362	Read/Write
SDAM4_MEM_035	0x0000B363	Read/Write
SDAM4_MEM_036	0x0000B364	Read/Write
SDAM4_MEM_037	0x0000B365	Read/Write
SDAM4_MEM_038	0x0000B366	Read/Write
SDAM4_MEM_039	0x0000B367	Read/Write
SDAM4_MEM_040	0x0000B368	Read/Write
SDAM4_MEM_041	0x0000B369	Read/Write
SDAM4_MEM_042	0x0000B36A	Read/Write
SDAM4_MEM_043	0x0000B36B	Read/Write
SDAM4_MEM_044	0x0000B36C	Read/Write
SDAM4_MEM_045	0x0000B36D	Read/Write
SDAM4_MEM_046	0x0000B36E	Read/Write
SDAM4_MEM_047	0x0000B36F	Read/Write
SDAM4_MEM_048	0x0000B370	Read/Write
SDAM4_MEM_049	0x0000B371	Read/Write
SDAM4_MEM_050	0x0000B372	Read/Write
SDAM4_MEM_051	0x0000B373	Read/Write
SDAM4_MEM_052	0x0000B374	Read/Write
SDAM4_MEM_053	0x0000B375	Read/Write
SDAM4_MEM_054	0x0000B376	Read/Write
SDAM4_MEM_055	0x0000B377	Read/Write
SDAM4_MEM_056	0x0000B378	Read/Write
SDAM4_MEM_057	0x0000B379	Read/Write
SDAM4_MEM_058	0x0000B37A	Read/Write
SDAM4_MEM_059	0x0000B37B	Read/Write

Register	Offset	Type
SDAM4_MEM_060	0x0000B37C	Read/Write
SDAM4_MEM_061	0x0000B37D	Read/Write
SDAM4_MEM_062	0x0000B37E	Read/Write
SDAM4_MEM_063	0x0000B37F	Read/Write
SDAM4_MEM_064	0x0000B380	Read/Write
SDAM4_MEM_065	0x0000B381	Read/Write
SDAM4_MEM_066	0x0000B382	Read/Write
SDAM4_MEM_067	0x0000B383	Read/Write
SDAM4_MEM_068	0x0000B384	Read/Write
SDAM4_MEM_069	0x0000B385	Read/Write
SDAM4_MEM_070	0x0000B386	Read/Write
SDAM4_MEM_071	0x0000B387	Read/Write
SDAM4_MEM_072	0x0000B388	Read/Write
SDAM4_MEM_073	0x0000B389	Read/Write
SDAM4_MEM_074	0x0000B38A	Read/Write
SDAM4_MEM_075	0x0000B38B	Read/Write
SDAM4_MEM_076	0x0000B38C	Read/Write
SDAM4_MEM_077	0x0000B38D	Read/Write
SDAM4_MEM_078	0x0000B38E	Read/Write
SDAM4_MEM_079	0x0000B38F	Read/Write
SDAM4_MEM_080	0x0000B390	Read/Write
SDAM4_MEM_081	0x0000B391	Read/Write
SDAM4_MEM_082	0x0000B392	Read/Write
SDAM4_MEM_083	0x0000B393	Read/Write
SDAM4_MEM_084	0x0000B394	Read/Write
SDAM4_MEM_085	0x0000B395	Read/Write
SDAM4_MEM_086	0x0000B396	Read/Write
SDAM4_MEM_087	0x0000B397	Read/Write
SDAM4_MEM_088	0x0000B398	Read/Write
SDAM4_MEM_089	0x0000B399	Read/Write
SDAM4_MEM_090	0x0000B39A	Read/Write
SDAM4_MEM_091	0x0000B39B	Read/Write

Register	Offset	Type
SDAM4_MEM_092	0x0000B39C	Read/Write
SDAM4_MEM_093	0x0000B39D	Read/Write
SDAM4_MEM_094	0x0000B39E	Read/Write
SDAM4_MEM_095	0x0000B39F	Read/Write
SDAM4_MEM_096	0x0000B3A0	Read/Write
SDAM4_MEM_097	0x0000B3A1	Read/Write
SDAM4_MEM_098	0x0000B3A2	Read/Write
SDAM4_MEM_099	0x0000B3A3	Read/Write
SDAM4_MEM_100	0x0000B3A4	Read/Write
SDAM4_MEM_101	0x0000B3A5	Read/Write
SDAM4_MEM_102	0x0000B3A6	Read/Write
SDAM4_MEM_103	0x0000B3A7	Read/Write
SDAM4_MEM_104	0x0000B3A8	Read/Write
SDAM4_MEM_105	0x0000B3A9	Read/Write
SDAM4_MEM_106	0x0000B3AA	Read/Write
SDAM4_MEM_107	0x0000B3AB	Read/Write
SDAM4_MEM_108	0x0000B3AC	Read/Write
SDAM4_MEM_109	0x0000B3AD	Read/Write
SDAM4_MEM_110	0x0000B3AE	Read/Write
SDAM4_MEM_111	0x0000B3AF	Read/Write
SDAM4_MEM_112	0x0000B3B0	Read/Write
SDAM4_MEM_113	0x0000B3B1	Read/Write
SDAM4_MEM_114	0x0000B3B2	Read/Write
SDAM4_MEM_115	0x0000B3B3	Read/Write
SDAM4_MEM_116	0x0000B3B4	Read/Write
SDAM4_MEM_117	0x0000B3B5	Read/Write
SDAM4_MEM_118	0x0000B3B6	Read/Write
SDAM4_MEM_119	0x0000B3B7	Read/Write
SDAM4_MEM_120	0x0000B3B8	Read/Write
SDAM4_MEM_121	0x0000B3B9	Read/Write
SDAM4_MEM_122	0x0000B3BA	Read/Write
SDAM4_MEM_123	0x0000B3BB	Read/Write

Register	Offset	Type
SDAM4_MEM_124	0x0000B3BC	Read/Write
SDAM4_MEM_125	0x0000B3BD	Read/Write
SDAM4_MEM_126	0x0000B3BE	Read/Write
SDAM4_MEM_127	0x0000B3BF	Read/Write

SDAM4_INT_RT_STS | 0x0000B310

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
1 : 1	STS	Interrupt Real Time Status Bits 0: INT_RT_STATUS_LOW 1: INT_RT_STATUS_HIGH

SDAM4_INT_SET_TYPE | 0x0000B311

Type:Read

Reset: 0x00000002

No description provided for this register.

Bits	Name	Description
1 : 1	TYPE	0 = use level trigger interrupts, 1 = use edge trigger interrupts 0: LEVEL 1: EDGE

SDAM4_INT_POLARITY_HIGH | 0x0000B312

Type:Read

Reset: 0x00000002

No description provided for this register.

Bits	Name	Description
1 : 1	POLARITY	1= Interrupt will trigger on a level high (rising edge) event, 0 = level high triggering is disabled

SDAM4_INT_POLARITY_LOW | 0x0000B313

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
1 : 1	POLARITY	1' = Interrupt will trigger on a level low (falling edge) event, '0' = level low triggering is disabled 0: LOW_TRIGGER_DISABLED 1: LOW_TRIGGER_ENABLED

SDAM4_INT_LATCHED_CLR | 0x0000B314

Type:Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
1 : 1	INT_LATCHED_CLR	writing a '1' to this interrupt will rearm the interrupt when an interrupt is pending. It clears the internal sticky and sent bits

SDAM4_INT_EN_SET | 0x0000B315

Type:Read/Write

Reset: 0x00000000

PMIC_SET_MASK

Bits	Name	Description
1 : 1	INT_EN	writing '0' to this register has no effect. Writing a '1' will enable the corresponding interrupt. Reading this register will readback enable status 0: INT_DISABLED 1: INT_ENABLED

SDAM4_INT_EN_CLR | 0x0000B316

Type:Read/Write

Reset: 0x00000000

PMIC_CLR_MASK=INT_EN_SET

Bits	Name	Description
1 : 1	INT_EN	writing '0' to this register has no effect. Writing a '1' will disable the corresponding interrupt. Reading this register will readback enable status 0: INT_DISABLED 1: INT_ENABLED

SDAM4_INT_LATCHED_STS | 0x0000B318

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
1 : 1	INT_LATCHED_STS	Debug: Latched (Sticky) Interrupt. '1' indicates that the interrupt has triggered. Once the latched bit is set it can only be cleared by writing the clear bit. 0: NO_INT_LATCHED 1: INTERRUPT_LATCHED

SDAM4_INT_PENDING_STS | 0x0000B319

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
1 : 1	INT_PENDING_STS	Debug: Pending is set if interrupt has been sent but not cleared. 0: NO_INT_PENDING 1: INTERRUPT_PENDING

SDAM4_INT_MID_SEL | 0x0000B31A

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
1 : 0	INT_MID_SEL	Selects the MID that will receive the interrupt 0: MID0 1: MID1 2: MID2 3: MID3

SDAM4_INT_PRIORITY | 0x0000B31B

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	INT_PRIORITY	SR=0 A=1 0: SR 1: A

SDAM4_MEM_000 | 0x0000B340

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_001 | 0x0000B341

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_002 | 0x0000B342

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_003 | 0x0000B343

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_004 | 0x0000B344

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_005 | 0x0000B345

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_006 | 0x0000B346

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_007 | 0x0000B347

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_008 | 0x0000B348**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_009 | 0x0000B349**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_010 | 0x0000B34A**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_011 | 0x0000B34B**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_012 | 0x0000B34C

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_013 | 0x0000B34D

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_014 | 0x0000B34E

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_015 | 0x0000B34F

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_016 | 0x0000B350

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_017 | 0x0000B351

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_018 | 0x0000B352

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_019 | 0x0000B353

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_020 | 0x0000B354

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_021 | 0x0000B355

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_022 | 0x0000B356

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_023 | 0x0000B357

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_024 | 0x0000B358

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_025 | 0x0000B359

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_026 | 0x0000B35A**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_027 | 0x0000B35B**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_028 | 0x0000B35C**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_029 | 0x0000B35D**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_030 | 0x0000B35E

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_031 | 0x0000B35F

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_032 | 0x0000B360

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_033 | 0x0000B361**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_034 | 0x0000B362**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_035 | 0x0000B363**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_036 | 0x0000B364**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_037 | 0x0000B365

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_038 | 0x0000B366

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_039 | 0x0000B367

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_040 | 0x0000B368

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_041 | 0x0000B369

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_042 | 0x0000B36A

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_043 | 0x0000B36B

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_044 | 0x0000B36C**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_045 | 0x0000B36D**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_046 | 0x0000B36E**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_047 | 0x0000B36F**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_048 | 0x0000B370

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_049 | 0x0000B371

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_050 | 0x0000B372

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_051 | 0x0000B373

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_052 | 0x0000B374

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_053 | 0x0000B375

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_054 | 0x0000B376

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_055 | 0x0000B377

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_056 | 0x0000B378

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_057 | 0x0000B379

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_058 | 0x0000B37A

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_059 | 0x0000B37B

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_060 | 0x0000B37C

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_061 | 0x0000B37D

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_062 | 0x0000B37E**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_063 | 0x0000B37F**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_064 | 0x0000B380**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_065 | 0x0000B381**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_066 | 0x0000B382

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_067 | 0x0000B383

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_068 | 0x0000B384

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_069 | 0x0000B385

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_070 | 0x0000B386

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_071 | 0x0000B387

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_072 | 0x0000B388

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_073 | 0x0000B389

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_074 | 0x0000B38A

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_075 | 0x0000B38B

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_076 | 0x0000B38C

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_077 | 0x0000B38D

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_078 | 0x0000B38E

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_079 | 0x0000B38F

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_080 | 0x0000B390**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_081 | 0x0000B391**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_082 | 0x0000B392**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_083 | 0x0000B393**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_084 | 0x0000B394

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_085 | 0x0000B395

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_086 | 0x0000B396

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_087 | 0x0000B397**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_088 | 0x0000B398**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_089 | 0x0000B399**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_090 | 0x0000B39A**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_091 | 0x0000B39B

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_092 | 0x0000B39C

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_093 | 0x0000B39D

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_094 | 0x0000B39E

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_095 | 0x0000B39F

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_096 | 0x0000B3A0

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_097 | 0x0000B3A1

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_098 | 0x0000B3A2**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_099 | 0x0000B3A3**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_100 | 0x0000B3A4**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_101 | 0x0000B3A5**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_102 | 0x0000B3A6

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_103 | 0x0000B3A7

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_104 | 0x0000B3A8

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_105 | 0x0000B3A9**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_106 | 0x0000B3AA**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_107 | 0x0000B3AB**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_108 | 0x0000B3AC**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_109 | 0x0000B3AD

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_110 | 0x0000B3AE

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_111 | 0x0000B3AF

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_112 | 0x0000B3B0

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_113 | 0x0000B3B1

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_114 | 0x0000B3B2

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_115 | 0x0000B3B3

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_116 | 0x0000B3B4**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_117 | 0x0000B3B5**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_118 | 0x0000B3B6**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_119 | 0x0000B3B7**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_120 | 0x0000B3B8

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_121 | 0x0000B3B9

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_122 | 0x0000B3BA

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_123 | 0x0000B3BB**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_124 | 0x0000B3BC**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_125 | 0x0000B3BD**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_126 | 0x0000B3BE**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

SDAM4_MEM_127 | 0x0000B3BF

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

Module Name: SCHG_P_BATIF

Base Address: 0x00001200

Register Quick Reference:

Register	Offset	Type
SCHG_P_BATIF_PERPH_TYPE	0x00001204	Read
SCHG_P_BATIF_PERPH_SUBTYPE	0x00001205	Read
SCHG_P_BATIF_BATTERY_MISSING_STATUS	0x00001206	Read
SCHG_P_BATIF_BSM_STATUS	0x00001207	Read
SCHG_P_BATIF_INT_RT_STS	0x00001210	Read
SCHG_P_BATIF_INT_SET_TYPE	0x00001211	Read
SCHG_P_BATIF_INT_POLARITY_HIGH	0x00001212	Read
SCHG_P_BATIF_INT_POLARITY_LOW	0x00001213	Read/Write
SCHG_P_BATIF_INT_LATCHED_CLR	0x00001214	Write
SCHG_P_BATIF_INT_EN_SET	0x00001215	Read/Write
SCHG_P_BATIF_INT_EN_CLR	0x00001216	Read/Write
SCHG_P_BATIF_INT_LATCHED_STS	0x00001218	Read
SCHG_P_BATIF_INT_PENDING_STS	0x00001219	Read
SCHG_P_BATIF_INT_MID_SEL	0x0000121A	Read/Write
SCHG_P_BATIF_INT_PRIORITY	0x0000121B	Read/Write
SCHG_P_BATIF_SHIP_MODE	0x00001240	Read/Write
SCHG_P_BATIF_BAT_FET_CONTROL	0x00001241	Read/Write

Register	Offset	Type
SCHG_P_BATIF_FORCE_ADC_UPDATE	0x00001242	Write
SCHG_P_BATIF_BSM_OCCURED_STATUS_RESET	0x00001243	Write
SCHG_P_BATIF_LOW_BATT_DETECT_EN_CFG	0x00001260	Read/Write
SCHG_P_BATIF_LOW_BATT_THRESHOLD_CFG	0x00001261	Read/Write
SCHG_P_BATIF_BAT_FET_CFG	0x00001262	Read/Write
SCHG_P_BATIF_BSM_CFG	0x00001263	Read/Write
SCHG_P_BATIF_BAT_MISS_ALG_OPTIONS_CFG	0x00001271	Read/Write
SCHG_P_BATIF_BSM_DIG_TERM_THRESHOLD_MSB	0x00001280	Read/Write
SCHG_P_BATIF_BSM_DIG_TERM_THRESHOLD_LSB	0x00001281	Read/Write
SCHG_P_BATIF_ADC_CHANNEL_EN	0x00001282	Read/Write
SCHG_P_BATIF_ADC_SNIFFING_EN	0x00001283	Read/Write
SCHG_P_BATIF_ADC_COMP_POLARITY_SEL	0x00001284	Read/Write
SCHG_P_BATIF_ADC_REQUEST_INTERVAL	0x00001285	Read/Write
SCHG_P_BATIF_ADC_INTERNAL_PULL_UP	0x00001286	Read/Write
SCHG_P_BATIF_IBATT_CHANNEL_SEL	0x00001287	Read/Write
SCHG_P_BATIF_ADC_DECIMATION_RATIO_SEL	0x00001288	Read/Write
SCHG_P_BATIF_ADC_DECIMATION_RATIO_VAL	0x00001289	Read/Write
SCHG_P_BATIF_ADC_FAST_AVG_EN	0x0000128A	Read/Write
SCHG_P_BATIF_ADC_AVG_SAMPLES	0x0000128B	Read/Write
SCHG_P_BATIF_ADC_AVG_SAMPLES_VAL	0x0000128C	Read/Write
SCHG_P_BATIF_ADC_CAL_KIND_SEL	0x0000128D	Read/Write
SCHG_P_BATIF_ADC_CAL_KIND_VAL	0x0000128E	Read/Write
SCHG_P_BATIF_ADC_CAL_TYPE_SEL	0x0000128F	Read/Write
SCHG_P_BATIF_ADC_HW_SETTLE_DELAY	0x00001290	Read/Write
SCHG_P_BATIF_ADC_HW_SETTLE_DELAY_VAL	0x00001291	Read/Write
SCHG_P_BATIF_IBATT_DMD_REQ_INTERVAL	0x00001292	Read/Write
SCHG_P_BATIF_IBATT_DMD_ADC_CFG	0x00001293	Read/Write

SCHG_P_BATIF_PERPH_TYPE | 0x00001204

Type:Read

Reset: 0x00000002

PMIC_CONSTANT

Bits	Name	Description
7 : 0	TYPE	No description provided for this bit field.

SCHG_P_BATIF_PERPH_SUBTYPE | 0x00001205

Type:Read

Reset: 0x00000082

PMIC_CONSTANT

Bits	Name	Description
7 : 0	SUBTYPE	No description provided for this bit field.

SCHG_P_BATIF_BATTERY_MISSING_STATUS | 0x00001206

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	THERM_CMP	When high, indicates battery missing was detected either through ID or therm pin. This indication comes from BIM.
1 : 1	BAT_ID_BMISS_CMP	When high, indicates battery missing was detected either through ID or therm pin. This indication comes from BIM.

SCHG_P_BATIF_BSM_STATUS | 0x00001207

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	BSM_OCCURED_STATUS	This status bit is latched version of BSM_ACTIVE_STATUS. It remains high until SW writes to BSM_OCCURED_STATUS_RESET.
1 : 1	BSM_ACTIVE_STATUS	When high, indicates BSM circuit is active.

SCHG_P_BATIF_INT_RT_STS | 0x00001210

Type:Read

Reset: 0x00000000

Interrupt Real Time Status Bits

Bits	Name	Description
0 : 0	BAT_TEMP_RT_STS	Pulse signal; Generated whenever there is change in JEITA hard/soft hot/cold limit ADC signals (i.e. whenever we exceed limit or enter within limits)
1 : 1	ALL_CHNL_CONV_DONE_RT_STS	Pulse signal; Generated when ADC Interface finishes conversions of all active channels requested by Charger Digital HW.
2 : 2	BAT_OV_RT_STS	Level signal; High when battery voltage goes above battery OV level (Vfloat + 100mV).
3 : 3	BAT_LOW_RT_STS	Level signal; High when battery voltage is less than the LOW_BATT_THRESHOLD.
4 : 4	BAT_THERM_OR_ID_MISSING_RT_STS	Level signal; High when battery is detected missing by BIM based-on the THERM or ID pin.
5 : 5	BAT_TERMINAL_MISSING_RT_STS	Level signal; High when battery is detected missing by the Battery Missing Algorithm.
6 : 6	BUCK_OC_RT_STS	Level signal; High when VPH drops below 2.1V threshold.
7 : 7	VPH_OV_RT_STS	Level signal; High when VPH is above VPH_OV threshold.

SCHG_P_BATIF_INT_SET_TYPE | 0x00001211

Type:Read

Reset: 0x000000FF

0 = use level trigger interrupts, 1 = use edge trigger interrupts

Bits	Name	Description
0 : 0	BAT_TEMP_TYPE	No description provided for this bit field.
1 : 1	ALL_CHNL_CONV_DONE_TYPE	No description provided for this bit field.
2 : 2	BAT_OV_TYPE	No description provided for this bit field.
3 : 3	BAT_LOW_TYPE	No description provided for this bit field.
4 : 4	BAT_THERM_OR_ID_MISSING_TYPE	No description provided for this bit field.
5 : 5	BAT_TERMINAL_MISSING_TYPE	No description provided for this bit field.
6 : 6	BUCK_OC_TYPE	No description provided for this bit field.
7 : 7	VPH_OV_TYPE	No description provided for this bit field.

SCHG_P_BATIF_INT_POLARITY_HIGH | 0x00001212

Type:Read

Reset: 0x000000FF

1= Interrupt will trigger on a level high (rising edge) event, 0 = level high triggering is disabled

Bits	Name	Description
0 : 0	BAT_TEMP_HIGH	No description provided for this bit field.
1 : 1	ALL_CHNL_CONV_DONE_HIGH	No description provided for this bit field.
2 : 2	BAT_OV_HIGH	No description provided for this bit field.
3 : 3	BAT_LOW_HIGH	No description provided for this bit field.
4 : 4	BAT_THERM_OR_ID_MISSING_HIGH	No description provided for this bit field.
5 : 5	BAT_TERMINAL_MISSING_HIGH	No description provided for this bit field.
6 : 6	BUCK_OC_HIGH	No description provided for this bit field.
7 : 7	VPH_OV_HIGH	No description provided for this bit field.

SCHG_P_BATIF_INT_POLARITY_LOW | 0x00001213

Type:Read/Write

Reset: 0x000000FE

'1' = Interrupt will trigger on a level low (falling edge) event, '0' = level low triggering is disabled

Bits	Name	Description
0 : 0	BAT_TEMP_LOW	No description provided for this bit field.
1 : 1	ALL_CHNL_CONV_DONE_TYPE	No description provided for this bit field.
2 : 2	BAT_OV_LOW	No description provided for this bit field.
3 : 3	BAT_LOW_LOW	No description provided for this bit field.
4 : 4	BAT_THERM_OR_ID_MISSING_LOW	No description provided for this bit field.
5 : 5	BAT_TERMINAL_MISSING_LOW	No description provided for this bit field.
6 : 6	BUCK_OC_LOW	No description provided for this bit field.
7 : 7	VPH_OV_LOW	No description provided for this bit field.

SCHG_P_BATIF_INT_LATCHED_CLR | 0x00001214

Type:Write

Reset: 0x00000000

writing a '1' to this interrupt will rearm the interrupt when an interrupt is pending. It clears the internal sticky and sent bits

Bits	Name	Description
0 : 0	BAT_TEMP_LATCHED_CLR	No description provided for this bit field.
1 : 1	ALL_CHNL_CONV_DONE_LATCHED_CLR	No description provided for this bit field.
2 : 2	BAT_OV_LATCHED_CLR	No description provided for this bit field.
3 : 3	BAT_LOW_LATCHED_CLR	No description provided for this bit field.
4 : 4	BAT_THERM_OR_ID_MISSING_LATCHED_CLR	No description provided for this bit field.
5 : 5	BAT_TERMINAL_MISSING_LATCHED_CLR	No description provided for this bit field.
6 : 6	BUCK_OC_LATCHED_CLR	No description provided for this bit field.
7 : 7	VPH_OV_LATCHED_CLR	No description provided for this bit field.

SCHG_P_BATIF_INT_EN_SET | 0x00001215

Type:Read/Write

Reset: 0x00000000

writing '0' to this register has no effect. Writing a '1' will enable the corresponding interrupt. Reading this register will readback enable status PMIC_SET_MASK

Bits	Name	Description
0 : 0	BAT_TEMP_EN_SET	No description provided for this bit field.
1 : 1	ALL_CHNL_CONV_DONE_EN_SET	No description provided for this bit field.
2 : 2	BAT_OV_EN_SET	No description provided for this bit field.
3 : 3	BAT_LOW_EN_SET	No description provided for this bit field.
4 : 4	BAT_THERM_OR_ID_MISSING_EN_SET	No description provided for this bit field.
5 : 5	BAT_TERMINAL_MISSING_EN_SET	No description provided for this bit field.
6 : 6	BUCK_OC_EN_SET	No description provided for this bit field.
7 : 7	VPH_OV_EN_SET	No description provided for this bit field.

SCHG_P_BATIF_INT_EN_CLR | 0x00001216

Type:Read/Write

Reset: 0x00000000

writing '0' to this register has no effect. Writing a '1' will disable the corresponding interrupt. Reading this register will readback enable status PMIC_CLR_MASK=INT_EN_SET

Bits	Name	Description
0 : 0	BAT_TEMP_EN_CLR	No description provided for this bit field.
1 : 1	ALL_CHNL_CONV_DONE_EN_CLR	No description provided for this bit field.
2 : 2	BAT_OV_EN_CLR	No description provided for this bit field.
3 : 3	BAT_LOW_EN_CLR	No description provided for this bit field.
4 : 4	BAT_THERM_OR_ID_MISSING_EN_CLR	No description provided for this bit field.
5 : 5	BAT_TERMINAL_MISSING_EN_CLR	No description provided for this bit field.
6 : 6	BUCK_OC_EN_CLR	No description provided for this bit field.
7 : 7	VPH_OV_EN_CLR	No description provided for this bit field.

SCHG_P_BATIF_INT_LATCHED_STS | 0x00001218

Type:Read

Reset: 0x00000000

Debug: Latched (Sticky) Interrupt. '1' indicates that the interrupt has triggered. Once the latched bit is set it can only be cleared by writing the clear bit.

Bits	Name	Description
0 : 0	BAT_TEMP_LATCHED_STS	No description provided for this bit field.
1 : 1	ALL_CHNL_CONV_DONE_LATCHED_STS	No description provided for this bit field.
2 : 2	BAT_OV_LATCHED_STS	No description provided for this bit field.
3 : 3	BAT_LOW_LATCHED_STS	No description provided for this bit field.
4 : 4	BAT_THERM_OR_ID_MISSING_LATCHED_STS	No description provided for this bit field.
5 : 5	BAT_TERMINAL_MISSING_LATCHED_STS	No description provided for this bit field.
6 : 6	BUCK_OC_LATCHED_STS	No description provided for this bit field.
7 : 7	VPH_OV_LATCHED_STS	No description provided for this bit field.

SCHG_P_BATIF_INT_PENDING_STS | 0x00001219

Type:Read

Reset: 0x00000000

Debug: Pending is set if interrupt has been sent but not cleared.

Bits	Name	Description
0 : 0	BAT_TEMP_PENDING_STS	No description provided for this bit field.
1 : 1	ALL_CHNL_CONV_DONE_PENDING_STS	No description provided for this bit field.
2 : 2	BAT_OV_PENDING_STS	No description provided for this bit field.
3 : 3	BAT_LOW_PENDING_STS	No description provided for this bit field.
4 : 4	BAT_THERM_OR_ID_MISSING_PENDING_STS	No description provided for this bit field.
5 : 5	BAT_TERMINAL_MISSING_PENDING_STS	No description provided for this bit field.
6 : 6	BUCK_OC_PENDING_STS	No description provided for this bit field.
7 : 7	VPH_OV_PENDING_STS	No description provided for this bit field.

SCHG_P_BATIF_INT_MID_SEL | 0x0000121A

Type:Read/Write

Reset: 0x00000000

Selects the MID that will receive the interrupt

Bits	Name	Description
1 : 0	INT_MID_SEL	No description provided for this bit field.

SCHG_P_BATIF_INT_PRIORITY | 0x0000121B

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	INT_PRIORITY	No description provided for this bit field.

SCHG_P_BATIF_SHIP_MODE | 0x00001240

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	SHIP_MODE_EN	Command bit to enter Ship Mode 0 = Not in Ship Mode 1 = Enables Ship Mode

SCHG_P_BATIF_BAT_FET_CONTROL | 0x00001241

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	BAT_2_SYS_FET_DIS	Battery-to-System FET Control (enabled by BAT_FET_CFG) 0 = Automatic 1 = FET off (in all modes)

SCHG_P_BATIF_FORCE_ADC_UPDATE | 0x00001242**Type:**Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	FORCE_ADC_UPDATE_FOR_CHARGER	Force ADC Update Pulse when overwriting Digital Comparators(Self Clearing)

SCHG_P_BATIF_BSM_OCCURED_STATUS_RESET | 0x00001243**Type:**Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	BSM_OCCURED_STATUS_RESET	Command to resets the BSM OCCURRED status bit

SCHG_P_BATIF_LOW_BATT_DETECT_EN_CFG | 0x00001260**Type:**Read/Write**Reset:** 0x00000001

PMIC_FTRIM

Bits	Name	Description
0 : 0	LOW_BATT_DETECT_EN	Low Battery Detection - Battery Voltage is Below Low Battery Threshold (0x61) 0 = Disabled, 1 = Enabled 0: LOW_BATTERY_DETECTION_IS_DISABLED 1: LOW_BATTERY_DETECTION_IS_ENABLED

Bits	Name	Description
1 : 1	ENABLE_D_VBAT_LOW	Enable/disable assertion of digital output signal d_vbat_low: 0 = Do not assert d_vbat_low output during vbat low condition 1 = Assert d_vbat_low output during vbat low condition 0: DIS_D_VBAT_LOW_ASSERTION 1: EN_D_VBAT_LOW_ASSERTION

SCHG_P_BATIF_LOW_BATT_THRESHOLD_CFG | 0x00001261

Type:Read/Write

Reset: 0x00000006

PMIC_FTRIM

Qualcomm
Confidential - May Contain Trade Secrets
2025-12-26 07:07:13 GMT
wangguanran@meigsmart.com

Bits	Name	Description
3 : 0	LOW_BATT_THRESHOLD	Low Battery Threshold (for SYS_OK generation) 0000 = 2.50V 0001 = 2.55V 0010 = 2.60V 0011 = 2.65V 0100 = 2.70V 0101 = 2.75V 0110 = 2.80V 0111 = 2.85V 1000 = 2.90V 1001 = 2.95V 1010 = 3.00V 1011 = 3.05V 1100 = 3.10V 1101 = 3.15V 1110 = 3.20V 1111 = 3.25V 0: LOW_BATTERY_THRESHOLD_2P50 1: LOW_BATTERY_THRESH_2P55 2: LOW_BATTERY_THRESH_2P60 3: LOW_BATTERY_THRESH_2P65 4: LOW_BATTERY_THRESH_2P70 5: LOW_BATTERY_THRESH_2P75 6: LOW_BATTERY_THRESH_2P80 7: LOW_BATTERY_THRESH_2P85 8: LOW_BATTERY_THRESH_2P90 9: LOW_BATTERY_THRESH_2P95 10: LOW_BATTERY_THRESH_3P00 11: LOW_BATTERY_THRESH_3P05 12: LOW_BATTERY_THRESH_3P10 13: LOW_BATTERY_THRESH_3P15 14: LOW_BATTERY_THRESH_3P20 15: LOW_BATTERY_THRESH_3P25

SCHG_P_BATIF_BAT_FET_CFG | 0x00001262

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM, PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
0 : 0	BAT_FET_CFG	Battery FET turn-off control 0 = Battery FET OFF Command (register 0x41 bit 0 in BATIF peripheral) has no effect 1 = Battery FET OFF Command (register 0x41 bit 0 in BATIF peripheral) forces battery FET off 0: BATTERY_FET_COMMAND_NOT_ALLOWED 1: BATTERY_FET_COMMAND_ALLOWED
1 : 1	BATFET_SHUTDOWN_CFG	BATFET Shutdown 0 = BATFET remains enabled during shutdown 1 = BATFET disabled during shutdown (as in Ship/AFP Mode)

SCHG_P_BATIF_BSM_CFG | 0x00001263

Type:Read/Write

Reset: 0x00000004

PMIC_FTRIM

Bits	Name	Description
0 : 0	EN_BSM_DIGTERM	Enable/disable ADC based digital termination of battery supplemental mode: 0 = Disable 1 = Enable
2 : 1	NO_OF_SAMPLE_FOR_BSM_DIGTERM	Selects number of consecutive ADC IBATT samples (which shows current flowing into the battery) to determine BSM digital termination: 00 = 1 sample 01 = 2 consecutive samples 10 = 3 consecutive samples 11 = 4 consecutive samples
5 : 3	BSM_ANA_TERM_SETTING	Selects analog based BSM termination setting (PRE_TERM threshold): Range is from 100mA to 450mA in steps of 50mA

SCHG_P_BATIF_BAT_MISS_ALG_OPTIONS_CFG | 0x00001271

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
0 : 0	BAT_MISS_POLL_EN	Battery Missing 3 sec Poller (if BAT_MISS_ALG_EN = 1) 0 = Disabled 1 = Enabled 0: BMA_POLLER_DISABLED 1: BMA_POLLER_ENABLED
1 : 1	BAT_MISS_TMR_START_OPTION	Battery Missing Algorithm Timer Start Option (if BAT_MISS_ALG_EN = 1) 0 = Start timer when battery > 2V 1 = Start timer immediately 0: BMA_TMR_STARTS_AT_2V 1: BMA_TMR_STARTS_IMMEDIATELY

SCHG_P_BATIF_BSM_DIG_TERM_THRESHOLD_MSB | 0x00001280

Type:Read/Write

Reset: 0x00000000

BSM digital termination threshold (baed on IBATT ADC reading) Set reset value to -50ma (0xFF5D)
PMIC_FTRIM

Bits	Name	Description
7 : 0	BSM_DIG_TERM_THRESHOLD_MSB	BSM digital termination threshold (baed on IBATT ADC reading) MSB

SCHG_P_BATIF_BSM_DIG_TERM_THRESHOLD_LSB | 0x00001281

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
7 : 0	BSM_DIG_TERM_THRESHOLD_LSB	BSM digital termination threshold (baed on IBATT ADC reading) LSB

SCHG_P_BATIF_ADC_CHANNEL_EN | 0x00001282

Type:Read/Write

Reset: 0x00000000

Channel EN for individual ADC channels

Bits	Name	Description
0 : 0	BAT_THM_CHANNEL_EN	No description provided for this bit field.
1 : 1	MISC_THM_CHANNEL_EN	No description provided for this bit field.
2 : 2	DIE_TEMP_CHARGER_CHANNEL_EN	No description provided for this bit field.
3 : 3	DIE_TEMP_BANDGAP_CHANNEL_EN	No description provided for this bit field.
4 : 4	CONN_THM_CHANNEL_EN	No description provided for this bit field.
5 : 5	SMB_THM_CHANNEL_EN	No description provided for this bit field.
6 : 6	IBATT_CHANNEL_EN	No description provided for this bit field.
7 : 7	VBATT_CHANNEL_EN	No description provided for this bit field.

SCHG_P_BATIF_ADC_SNIFFING_EN | 0x00001283

Type:Read/Write

Reset: 0x000000FF

Siffing EN for individual ADC channels

Bits	Name	Description
0 : 0	BAT_THM_SNIFFING_EN	0: Disable Sniffing for BAT_THM. Only sample data for BAT_THM conversion request made by Charger. 1: Enable Sniffing for BAT_THM. Sample data for BAT_THM conversion request made by any peripheral.
1 : 1	MISC_THM_SNIFFING_EN	0: Disable Sniffing for MISC_THM. Only sample data for MISC_THM conversion request made by Charger. 1: Enable Sniffing for MISC_THM. Sample data for MISC_THM conversion request made by any peripheral.
2 : 2	DIE_TEMP_CHARGER_SNIFFING_EN	0: Disable Sniffing for DIE_TEMP_CHARGER. Only sample data for DIE_TEMP_CHARGER conversion request made by Charger. 1: Enable Sniffing for DIE_TEMP_CHARGER. Sample data for DIE_TEMP_CHARGER conversion request made by any peripheral.
3 : 3	DIE_TEMP_BANDGAP_SNIFFING_EN	0: Disable Sniffing for DIE_TEMP_BANDGAP. Only sample data for DIE_TEMP_BANDGAP conversion request made by Charger. 1: Enable Sniffing for DIE_TEMP_BANDGAP. Sample data for DIE_TEMP_BANDGAP conversion request made by any peripheral.

Bits	Name	Description
4 : 4	CONN_THM_SNIFFING_EN	0: Disable Sniffing for CONN_THM. Only sample data for CONN_THM conversion request made by Charger. 1: Enable Sniffing for CONN_THM. Sample data for CONN_THM conversion request made by any peripheral.
5 : 5	SMB_THM_SNIFFING_EN	0: Disable Sniffing for SMB_THM. Only sample data for SMB_THM conversion request made by Charger. 1: Enable Sniffing for SMB_THM. Sample data for SMB_THM conversion request made by any peripheral.
6 : 6	IBATT_SNIFFING_EN	0: Disable Sniffing for IBATT. Only sample data for IBATT conversion request made by Charger. 1: Enable Sniffing for IBATT. Sample data for IBATT conversion request made by any peripheral.
7 : 7	VBATT_SNIFFING_EN	0: Disable Sniffing for VBATT. Only sample data for VBATT conversion request made by Charger. 1: Enable Sniffing for VBATT. Sample data for VBATT conversion request made by any peripheral.

SCHG_P_BATIF_ADC_COMP_POLARITY_SEL | 0x00001284

Type:Read/Write

Reset: 0x00000037

Positive/Negative temperature coefficient selection

Bits	Name	Description
0 : 0	BAT_THM_POLARITY_SEL	0: Positive Tempco 1: Negative Tempco
1 : 1	MISC_THM_POLARITY_SEL	0: Positive Tempco 1: Negative Tempco
2 : 2	DIE_TEMP_CHARGER_POLARITY_SEL	0: Positive Tempco 1: Negative Tempco
3 : 3	DIE_TEMP_BANDGAP_POLARITY_SEL	0: Positive Tempco 1: Negative Tempco
4 : 4	CONN_THM_POLARITY_SEL	0: Positive Tempco 1: Negative Tempco
5 : 5	SMB_THM_POLARITY_SEL	0: Positive Tempco 1: Negative Tempco
6 : 6	IBATT_POLARITY_SEL	0: Positive Tempco 1: Negative Tempco

Bits	Name	Description
7 : 7	VBATT_POLARITY_SEL	0: Positive Tempco 1: Negative Tempco

SCHG_P_BATIF_ADC_REQUEST_INTERVAL | 0x00001285

Type:Read/Write

Reset: 0x00000002

No description provided for this register.

Bits	Name	Description
7 : 0	DELAY	Time interval between ADC request Delay = <val> * 10ms

SCHG_P_BATIF_ADC_INTERNAL_PULL_UP | 0x00001286

Type:Read/Write

Reset: 0x00000000

Internal Pull Up Select

Bits	Name	Description
1 : 0	INTERNAL_PULL_UP_BAT_THM	00 : No Pull Up Resistance 01 : 30K Pull Up Resistance 10 : 100K Pull Up Resistance 11 : 400K Pull Up Resistance
3 : 2	INTERNAL_PULL_UP_MISC_THM	00 : No Pull Up Resistance 01 : 30K Pull Up Resistance 10 : 100K Pull Up Resistance 11 : 400K Pull Up Resistance
5 : 4	INTERNAL_PULL_UP_CONN_THM	00 : No Pull Up Resistance 01 : 30K Pull Up Resistance 10 : 100K Pull Up Resistance 11 : 400K Pull Up Resistance
7 : 6	INTERNAL_PULL_UP_SMB_THM	00 : No Pull Up Resistance 01 : 30K Pull Up Resistance 10 : 100K Pull Up Resistance 11 : 400K Pull Up Resistance

SCHG_P_BATIF_IBATT_CHANNEL_SEL | 0x00001287**Type:**Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	CHANNEL_SEL	Channel for IBATT Sense 0 : PMi IBATT Internal/External Sense (Int/Ext sense channel depends on USE_EXT_SNS register in ADC_CMN2 peripheral) 1 : ISNS_SMB

SCHG_P_BATIF_ADC_DECIMATION_RATIO_SEL | 0x00001288**Type:**Read/Write**Reset:** 0x00000000

Per channel decimation ratio select

Bits	Name	Description
0 : 0	BAT_THM_DCMT_RATIO_SEL	0 : DECIMATION_RATIO0 1 : DECIMATION_RATIO1
1 : 1	MISC_THM_DCMT_RATIO_SEL	0 : DECIMATION_RATIO0 1 : DECIMATION_RATIO1
2 : 2	DIE_TEMP_CHARGER_DCMT_RATIO_SEL	0 : DECIMATION_RATIO0 1 : DECIMATION_RATIO1
3 : 3	DIE_TEMP_BANDGAP_DCMT_RATIO_SEL	0 : DECIMATION_RATIO0 1 : DECIMATION_RATIO1
4 : 4	CONN_THM_DCMT_RATIO_SEL	0 : DECIMATION_RATIO0 1 : DECIMATION_RATIO1
5 : 5	SMB_THM_DCMT_RATIO_SEL	0 : DECIMATION_RATIO0 1 : DECIMATION_RATIO1
6 : 6	IBATT_DCMT_RATIO_SEL	0 : DECIMATION_RATIO0 1 : DECIMATION_RATIO1
7 : 7	VBATT_DCMT_RATIO_SEL	0 : DECIMATION_RATIO0 1 : DECIMATION_RATIO1

SCHG_P_BATIF_ADC_DECIMATION_RATIO_VAL | 0x00001289**Type:**Read/Write**Reset:** 0x00000008

No description provided for this register.

Bits	Name	Description
1 : 0	DECIMATION_RATIO0	0 : 256 1 : 512 2 : 1024 0: DEC_RATIO_256 1: DEC_RATIO_512 2: DEC_RATIO_1024
3 : 2	DECIMATION_RATIO1	0 : 256 1 : 512 2 : 1024 0: DEC_RATIO_256 1: DEC_RATIO_512 2: DEC_RATIO_1024

SCHG_P_BATIF_ADC_FAST_AVG_EN | 0x0000128A**Type:**Read/Write**Reset:** 0x00000000

Enabling will select low latency for multiple averaged conversions by overlapping window samples. When this is disabled, averaged samples are run back-to-back without overlapping.

Bits	Name	Description
0 : 0	BAT_THM_FAST_AVG_EN	0 : Fast Average Disable 1 : Fast Average Enable 0: FAST_AVG_DISABLED 1: FAST_AVG_ENABLED
1 : 1	MISC_THM_FAST_AVG_EN	0 : Fast Average Disable 1 : Fast Average Enable 0: FAST_AVG_DISABLED 1: FAST_AVG_ENABLED

Bits	Name	Description
2 : 2	DIE_TEMP_CHARGER_FAST_AVG_EN	0 : Fast Average Disable 1 : Fast Average Enable 0: FAST_AVG_DISABLED 1: FAST_AVG_ENABLED
3 : 3	DIE_TEMP_BANDGAP_FAST_AVG_EN	0 : Fast Average Disable 1 : Fast Average Enable 0: FAST_AVG_DISABLED 1: FAST_AVG_ENABLED
4 : 4	CONN_THM_FAST_AVG_EN	0 : Fast Average Disable 1 : Fast Average Enable 0: FAST_AVG_DISABLED 1: FAST_AVG_ENABLED
5 : 5	SMB_THM_FAST_AVG_EN	0 : Fast Average Disable 1 : Fast Average Enable 0: FAST_AVG_DISABLED 1: FAST_AVG_ENABLED
6 : 6	IBATT_FAST_AVG_EN	0 : Fast Average Disable 1 : Fast Average Enable 0: FAST_AVG_DISABLED 1: FAST_AVG_ENABLED
7 : 7	VBATT_FAST_AVG_EN	0 : Fast Average Disable 1 : Fast Average Enable 0: FAST_AVG_DISABLED 1: FAST_AVG_ENABLED

SCHG_P_BATIF_ADC_AVG_SAMPLES | 0x0000128B

Type:Read/Write

Reset: 0x00000000

Per channel Average Number of Samples Select in fast average mode

Bits	Name	Description
0 : 0	BAT_THM_AVG_SAMPLES_SEL	0 : AVG_SAMPLES0 1 : AVG_SAMPLES1
1 : 1	MISC_THM_AVG_SAMPLES_SEL	0 : AVG_SAMPLES0 1 : AVG_SAMPLES1
2 : 2	DIE_TEMP_CHARGER_AVG_SAMPLES_SEL	0 : AVG_SAMPLES0 1 : AVG_SAMPLES1
3 : 3	DIE_TEMP_BANDGAP_AVG_SAMPLES_SEL	0 : AVG_SAMPLES0 1 : AVG_SAMPLES1

Bits	Name	Description
4 : 4	CONN_THM_AVG_SAMPLES_SEL	0 : AVG_SAMPLES0 1 : AVG_SAMPLES1
5 : 5	SMB_THM_AVG_SAMPLES_SEL	0 : AVG_SAMPLES0 1 : AVG_SAMPLES1
6 : 6	IBATT_AVG_SAMPLES_SEL	0 : AVG_SAMPLES0 1 : AVG_SAMPLES1
7 : 7	VBATT_AVG_SAMPLES_SEL	0 : AVG_SAMPLES0 1 : AVG_SAMPLES1

SCHG_P_BATIF_ADC_AVG_SAMPLES_VAL | 0x0000128C

Type:Read/Write

Reset: 0x00000020

Select number of samples for use in fast average mode (1/2/4/8/16)

Bits	Name	Description
2 : 0	AVERAGE_SAMPLES0	2^(value) 0 : 1 SAMPLE 1 : 2 SAMPLES 2 : 4 SAMPLES 3 : 8 SAMPLES 4 : 16 SAMPLES 0: AVG_1_SAMPLE 1: AVG_2_SAMPLES 2: AVG_4_SAMPLES 3: AVG_8_SAMPLES 4: AVG_16_SAMPLES
5 : 3	AVERAGE_SAMPLES1	2^(value) 0 : 1 SAMPLE 1 : 2 SAMPLES 2 : 4 SAMPLES 3 : 8 SAMPLES 4 : 16 SAMPLES 0: AVG_1_SAMPLE 1: AVG_2_SAMPLES 2: AVG_4_SAMPLES 3: AVG_8_SAMPLES 4: AVG_16_SAMPLES

SCHG_P_BATIF_ADC_CAL_KIND_SEL | 0x0000128D

Type:Read/Write

Reset: 0x00000000

Per Channel CAL_KIND_SEL

Bits	Name	Description
0 : 0	BAT_THM_CAL_KIND_SEL	0 : CAL_KIND0 1 : CAL_KIND1
1 : 1	MISC_THM_CAL_KIND_SEL	0 : CAL_KIND0 1 : CAL_KIND1
2 : 2	DIE_TEMP_CHARGER_CAL_KIND_SEL	0 : CAL_KIND0 1 : CAL_KIND1
3 : 3	DIE_TEMP_BANDGAP_CAL_KIND_SEL	0 : CAL_KIND0 1 : CAL_KIND1
4 : 4	CONN_THM_CAL_KIND_SEL	0 : CAL_KIND0 1 : CAL_KIND1
5 : 5	SMB_THM_CAL_KIND_SEL	0 : CAL_KIND0 1 : CAL_KIND1
6 : 6	IBATT_CAL_KIND_SEL	0 : CAL_KIND0 1 : CAL_KIND1
7 : 7	VBATT_CAL_KIND_SEL	0 : CAL_KIND0 1 : CAL_KIND1

SCHG_P_BATIF_ADC_CAL_KIND_VAL | 0x0000128E

Type:Read/Write

Reset: 0x0000000A

Select calibration method (NO_CAL/RATIO_CAL/ABS_CAL)

Bits	Name	Description
1 : 0	CAL_KIND0	0 : NO_CAL 1 : RATIO_CAL 2 : ABS_CAL 0: No_cal 1: ratio_cal 2: abs_cal

Bits	Name	Description
3 : 2	CAL_KIND1	0 : NO_CAL 1 : RATIO_CAL 2 : ABS_CAL 0: No_cal 1: ratio_cal 2: abs_cal

SCHG_P_BATIF_ADC_CAL_TYPE_SEL | 0x0000128F

Type:Read/Write

Reset: 0x00000000

Select calibration values(TIMER_CAL/NEW_CAL)

Bits	Name	Description
0 : 0	BAT_THM_CAL_TYPE_SEL	0 : TIMER_CAL 1 : NEW_CAL 0: timer_cal 1: new_cal
1 : 1	MISC_THM_CAL_TYPE_SEL	0 : TIMER_CAL 1 : NEW_CAL 0: timer_cal 1: new_cal
2 : 2	DIE_TEMP_CHARGER_CAL_TYPE_SEL	0 : TIMER_CAL 1 : NEW_CAL 0: timer_cal 1: new_cal
3 : 3	DIE_TEMP_BANDGAP_CAL_TYPE_SEL	0 : TIMER_CAL 1 : NEW_CAL 0: timer_cal 1: new_cal
4 : 4	CONN_THM_CAL_TYPE_SEL	0 : TIMER_CAL 1 : NEW_CAL 0: timer_cal 1: new_cal
5 : 5	SMB_THM_CAL_TYPE_SEL	0 : TIMER_CAL 1 : NEW_CAL 0: timer_cal 1: new_cal

Bits	Name	Description
6 : 6	IBATT_CAL_TYPE_SEL	0 : TIMER_CAL 1 : NEW_CAL 0: timer_cal 1: new_cal
7 : 7	VBATT_CAL_TYPE_SEL	0 : TIMER_CAL 1 : NEW_CAL 0: timer_cal 1: new_cal

SCHG_P_BATIF_ADC_HW_SETTLE_DELAY | 0x00001290

Type:Read/Write

Reset: 0x00000000

Per Channel HW_SETTLE_DELAY Select

Bits	Name	Description
0 : 0	BAT_THM_HW_STL_DLY_SEL	0 : HW_STL_DLY0 1 : HW_STL_DLY1
1 : 1	MISC_THM_HW_STL_DLY_SEL	0 : HW_STL_DLY0 1 : HW_STL_DLY1
2 : 2	DIE_TEMP_CHARGER_HW_STL_DLY_SEL	0 : HW_STL_DLY0 1 : HW_STL_DLY1
3 : 3	DIE_TEMP_BANDGAP_HW_STL_DLY_SEL	0 : HW_STL_DLY0 1 : HW_STL_DLY1
4 : 4	CONN_THM_HW_STL_DLY_SEL	0 : HW_STL_DLY0 1 : HW_STL_DLY1
5 : 5	SMB_THM_HW_STL_DLY_SEL	0 : HW_STL_DLY0 1 : HW_STL_DLY1
6 : 6	IBATT_HW_STL_DLY_SEL	0 : HW_STL_DLY0 1 : HW_STL_DLY1
7 : 7	VBATT_HW_STL_DLY_SEL	0 : HW_STL_DLY0 1 : HW_STL_DLY1

SCHG_P_BATIF_ADC_HW_SETTLE_DELAY_VAL | 0x00001291

Type:Read/Write

Reset: 0x000000A2

Time between AMUX getting configured and ADC Starting Conversion

Bits	Name	Description
3 : 0	HW_STL_DLY0	Time between AMUX getting configured and the ADC starting conversion. Delay = 15us for value 0, 100us*(value) for 0<value<8, and 1ms*2^(value-8) otherwise 0: hw_settle_delay_15us 1: hw_settle_delay_100us 2: hw_settle_delay_200us 3: hw_settle_delay_300us 4: hw_settle_delay_400us 5: hw_settle_delay_500us 6: hw_settle_delay_600us 7: hw_settle_delay_700us 8: hw_settle_delay_1ms 9: hw_settle_delay_2ms 10: hw_settle_delay_4ms 11: hw_settle_delay_8ms 12: hw_settle_delay_16ms 13: hw_settle_delay_32ms 14: hw_settle_delay_64ms 15: hw_settle_delay_128ms
7 : 4	HW_STL_DLY1	Time between AMUX getting configured and the ADC starting conversion. Delay = 15us for value 0, 100us*(value) for 0<value<8, and 1ms*2^(value-8) otherwise 0: hw_settle_delay_15us 1: hw_settle_delay_100us 2: hw_settle_delay_200us 3: hw_settle_delay_300us 4: hw_settle_delay_400us 5: hw_settle_delay_500us 6: hw_settle_delay_600us 7: hw_settle_delay_700us 8: hw_settle_delay_1ms 9: hw_settle_delay_2ms 10: hw_settle_delay_4ms 11: hw_settle_delay_8ms 12: hw_settle_delay_16ms 13: hw_settle_delay_32ms 14: hw_settle_delay_64ms 15: hw_settle_delay_128ms

SCHG_P_BATIF_IBATT_DMD_REQ_INTERVAL | 0x00001292

Type:Read/Write

Reset: 0x00000001

No description provided for this register.

Bits	Name	Description
3 : 0	IBATT_REQ_INTERVAL	Force ADC to do continuous IBATT conversions to receive data to be used in the termination logic Time interval between ADC request Delay = <val> * 10ms

SCHG_P_BATIF_IBATT_DMD_ADC_CFG | 0x00001293

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	FG_OR_CHGR_TERM_REQ_EN	Selects between FG or CHGR to make IBATT measurement request for charge termination. 0: FG makes IBATT conversion request 1: CHGR makes IBATT conversion request
1 : 1	PRIORITY_SEL	Selects priority between regular ADC conversion requests and on demand ibatt conversion requests 0: ADC gives priority to regular conversion requests 1: ADC gives priority to on demand ibatt conversion requests

Module Name: SCHG_P_USB

Base Address: 0x00001300

Register Quick Reference:

Register	Offset	Type
SCHG_P_USB_PERPH_TYPE	0x00001304	Read
SCHG_P_USB_PERPH_SUBTYPE	0x00001305	Read
SCHG_P_USB_USBIN_INPUT_STATUS	0x00001306	Read
SCHG_P_USB_APSD_STATUS	0x00001307	Read
SCHG_P_USB_APSD_RESULT_STATUS	0x00001308	Read
SCHG_P_USB_QC_CHANGE_STATUS	0x00001309	Read
SCHG_P_USB_QC_PULSE_COUNT_STATUS	0x0000130A	Read
SCHG_P_USB_ADAPTER_5V_ICL_STATUS	0x0000130B	Read
SCHG_P_USB_ADAPTER_9V_ICL_STATUS	0x0000130C	Read

Register	Offset	Type
SCHG_P_USB_INT_RT_STS	0x00001310	Read
SCHG_P_USB_INT_SET_TYPE	0x00001311	Read
SCHG_P_USB_INT_POLARITY_HIGH	0x00001312	Read
SCHG_P_USB_INT_POLARITY_LOW	0x00001313	Read/Write
SCHG_P_USB_INT_LATCHED_CLR	0x00001314	Write
SCHG_P_USB_INT_EN_SET	0x00001315	Read/Write
SCHG_P_USB_INT_EN_CLR	0x00001316	Read/Write
SCHG_P_USB_INT_LATCHED_STS	0x00001318	Read
SCHG_P_USB_INT_PENDING_STS	0x00001319	Read
SCHG_P_USB_INT_MID_SEL	0x0000131A	Read/Write
SCHG_P_USB_INT_PRIORITY	0x0000131B	Read/Write
SCHG_P_USB_CMD_IL	0x00001340	Read/Write
SCHG_P_USB_CMD_APSD	0x00001341	Write
SCHG_P_USB_CMD_ICL_OVERRIDE	0x00001342	Read/Write
SCHG_P_USB_CMD_HVDCP_2	0x00001343	Write
SCHG_P_USB_USBIN_ADAPTER_ALLOW_OVERRIDE	0x00001344	Read/Write
SCHG_P_USB_CMD_PULLDOWN	0x00001345	Read/Write
SCHG_P_USB_TYPE_C_CFG	0x00001358	Read/Write
SCHG_P_USB_HVDCP_PULSE_COUNT_MAX	0x0000135B	Read/Write
SCHG_P_USB_USBIN_ADAPTER_ALLOW_CFG	0x00001360	Read/Write
SCHG_P_USB_USBIN_OV_HICCUP_CFG	0x00001361	Read/Write
SCHG_P_USB_USBIN_OPTIONS_1_CFG	0x00001362	Read/Write
SCHG_P_USB_USBIN_OPTIONS_2_CFG	0x00001363	Read/Write
SCHG_P_USB_VADP_DECR_TIMER_SEL_CFG	0x00001364	Read/Write
SCHG_P_USB_USBIN_LOAD_CFG	0x00001365	Read/Write
SCHG_P_USB_USBIN_ICL_OPTIONS	0x00001366	Read/Write
SCHG_P_USB_USBIN_SOURCE_CHANGE_INTRPT_ENB	0x00001369	Read/Write
SCHG_P_USB_USBIN_CURRENT_LIMIT_CFG	0x00001370	Read/Write
SCHG_P_USB_USBIN_AICL_OPTIONS_CFG	0x00001380	Read/Write
SCHG_P_USB_USBIN_5V_AICL_THRESHOLD_CFG	0x00001381	Read/Write
SCHG_P_USB_USBIN_9V_AICL_THRESHOLD_CFG	0x00001382	Read/Write
SCHG_P_USB_USBIN_12V_AICL_THRESHOLD_CFG	0x00001383	Read/Write

Register	Offset	Type
SCHG_P_USB_USBIN_CONT_AICL_THRESHOLD_CFG	0x00001384	Read/Write

SCHG_P_USB_PERPH_TYPE | 0x00001304

Type:Read

Reset: 0x00000002

PMIC_CONSTANT

Bits	Name	Description
7 : 0	TYPE	No description provided for this bit field.

SCHG_P_USB_PERPH_SUBTYPE | 0x00001305

Type:Read

Reset: 0x00000083

PMIC_CONSTANT

Bits	Name	Description
7 : 0	SUBTYPE	No description provided for this bit field.

SCHG_P_USB_USBIN_INPUT_STATUS | 0x00001306

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	USBIN_5V	5V Charger Detected at plug-in
1 : 1	USBIN_5V_TO_9V	5V to 9V Charger Detected at plug-in
2 : 2	USBIN_5V_TO_12V	5V to 12V Charger Detected at plug-in
3 : 3	USBIN_9V	9V Charger Detected at plug-in

Bits	Name	Description
4 : 4	USBIN_9V_TO_12V	9V to 12V Charger Detected at plug-in
5 : 5	USBIN_12V	12V Charger Detected at plug-in
6 : 6	USBIN_INPUT_STATUS_6	Reserved
7 : 7	USBIN_INPUT_STATUS_7	Reserved

SCHG_P_USB_APSD_STATUS | 0x00001307

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
1 : 1	QC_CHARGER	Quick Charge 2/3 Detected
2 : 2	QC_AUTH_DONE_STATUS	QC Authentication Algorithm Done
3 : 3	VADP_CHANGE_DONE_AFTER_AUTH	Adaptive Voltage Change Done after Authentication. Low during voltage adjustment.
4 : 4	ENUMERATION_DONE	SDP 2-Minite Enumeration Done
5 : 5	SLOW_PLUGIN_TIMEOUT	BC 1.2 Slow Plugin Timeout Expired
6 : 6	HVDCP_CHECK_TIMEOUT	QC Detection Done (Timeout Expired; QC_CHARGER bit is valid)
7 : 7	APSD_STATUS_7	Reserved

SCHG_P_USB_APSD_RESULT_STATUS | 0x00001308

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	SDP_CHARGER	Standary Downstream Port (SDP) Charger detected by APSD
1 : 1	OCP_CHARGER	Other Charger Port (OCP) Charger detected by APSD
2 : 2	CDP_CHARGER	Charging Downstream Port (CDP) Charger detected by APSD

Bits	Name	Description
3 : 3	DCP_CHARGER	Dedicated Charging Port (DCP) or HVDCharger detected by APSD
4 : 4	FLOAT_CHARGER	D+/D- Floating Charger detected by APSD
5 : 5	QC_2P0	If QC3 Authentication Enabled: QC2 Charger Detected by Authentication Algorithm; If QC3 Authentication Disabled: QC2 appointed by hvdcp_no_auth_qc3_cfg.
6 : 6	QC_3P0	If QC3 Authentication Enabled: QC3 Charger Detected by Authentication Algorithm; If QC3 Authentication Disabled: QC3 appointed by hvdcp_no_auth_qc3_cfg.
7 : 7	APSD_RESULT_STATUS_7	Reserved

SCHG_P_USB_QC_CHANGE_STATUS | 0x00001309

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	QC_5V	Quick Charge in 5V Mode (QC 2.0) (Determines UV/OV, AICL thresholds and Ignores USBIN_INPUT_STATUS)
1 : 1	QC_9V	Quick Charge in 9V Mode (QC 2.0) (Determines UV/OV, AICL thresholds and Ignores USBIN_INPUT_STATUS)
2 : 2	QC_12V	Quick Charge in 12V Mode (QC 2.0) (Determines UV/OV, AICL thresholds and Ignores USBIN_INPUT_STATUS)
3 : 3	QC_CONTINUOUS	Quick Charge in Continuous Mode (Determines UV/OV, AICL thresholds and Ignores USBIN_INPUT_STATUS)
4 : 4	QC_5V_TO_9V_REASON	Adapter_5v_to_9v_reason - reason adapter incremented from 5V to 9V in QC2.0 or incremented 200mV in QC3.0 0 = Input Current Limited 1 = High Duty-Cycle
5 : 5	QC_9V_TO_12V_REASON	Adapter_9v_to_12v_reason - reason adapter incremented from 9V to 12V in QC2.0 0 = Input Current Limited 1 = High Duty-Cycle
6 : 6	QC_CHANGE_STATUS_6	Reserved
7 : 7	QC_CHANGE_STATUS_7	Reserved

SCHG_P_USB_QC_PULSE_COUNT_STATUS | 0x0000130A**Type:**Read**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
5 : 0	QC_PULSE_COUNT	Indication of the QC voltage (number of 200mV increments above 5V by HW INOV)
6 : 6	QC_PULSE_COUNT_STATUS_6	Reserved
7 : 7	QC_PULSE_COUNT_STATUS_7	Reserved

SCHG_P_USB_ADAPTER_5V_ICL_STATUS | 0x0000130B**Type:**Read**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	ADAPTER_5V_ICL	Input Current Limit when adapter decrements from 9V to 5V in QC2.0 by HW INOV

SCHG_P_USB_ADAPTER_9V_ICL_STATUS | 0x0000130C**Type:**Read**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 0	ADAPTER_9V_ICL	Input Current Limit when adapter decrements from 12V to 9V in QC2.0 by HW INOV

Type:Read**Reset:** 0x00000000

Interrupt Real Time Status Bits

Bits	Name	Description
0 : 0	USBIN_COLLAPSE_RT_STS	Level signal. High when USB_IN voltage is below the selected AICL collapse threshold; Low when it's above.,,,'
1 : 1	USBIN_VASHDN_RT_STS	Level signal. High when USB_IN voltage is below the Auto-Shutdown threshold ($VSYS + \sim 130\text{mV}$); Low when it's above.,,,'
2 : 2	USBIN_UV_RT_STS	Level signal. High when USB_IN voltage is below any of the Under-Voltage lockout threshold (VUVLO), Auto-Shutdown threshold ($VASHDN = VSYS + \sim 130\text{mV}$), or Reverse-current threshold ($VREVI = VSYS - \sim 130\text{mV}$); Low when it's above all of the three thresholds.
3 : 3	USBIN_OV_RT_STS	Level signal. High when the USB_IN voltage is above the over-voltage lockout threshold (VOVLO); Low when it's below.,,,'
4 : 4	USBIN_PLUGIN_RT_STS	Level signal. Upon USB plug-in, goes High when the USB_IN voltage is above all of the Under-Voltage lockout threshold (VUVLO), Auto-Shutdown threshold ($VASHDN = VSYS + \sim 130\text{mV}$), and Reverse-current threshold ($VREVI = VSYS - \sim 130\text{mV}$); Upon USB unplug, goes Low when USB_IN voltage is below VT ($\sim 0.8\text{V}$).
5 : 5	USBIN_REVI_RT_STS	Level signal. High when USB_IN voltage is below the Reverse-current threshold ($VREVI = VSYS - \sim 130\text{mV}$); Low when it's above.,,,'
6 : 6	USBIN_SOURCE_CHANGE_RT_STS	Pulse signal. Generated when APSD done, QC Detection done, QC3 Authentication done or HVDCP Voltage Change Complete (vadp_change_done).
7 : 7	USBIN_ICL_CHANGE_RT_STS	Pulse signal. Generated when there is change in USB input current limit due to AICL algorithm or HW thermal regulation.

Type:Read**Reset:** 0x000000FF

0 = use level trigger interrupts, 1 = use edge trigger interrupts

Bits	Name	Description
0 : 0	USBIN_COLLAPSE_TYPE	No description provided for this bit field.
1 : 1	USBIN_VASHDN_TYPE	No description provided for this bit field.
2 : 2	USBIN_UV_TYPE	No description provided for this bit field.
3 : 3	USBIN_OV_TYPE	No description provided for this bit field.
4 : 4	USBIN_PLUGIN_TYPE	No description provided for this bit field.
5 : 5	USBIN_REVI_TYPE	No description provided for this bit field.
6 : 6	USBIN_SOURCE_CHANGE_TYPE	No description provided for this bit field.
7 : 7	USBIN_ICL_CHANGE_TYPE	No description provided for this bit field.

SCHG_P_USB_INT_POLARITY_HIGH | 0x00001312

Type:Read

Reset: 0x000000FF

1= Interrupt will trigger on a level high (rising edge) event, 0 = level high triggering is disabled

Bits	Name	Description
0 : 0	USBIN_COLLAPSE_HIGH	No description provided for this bit field.
1 : 1	USBIN_VASHDN_HIGH	No description provided for this bit field.
2 : 2	USBIN_UV_HIGH	No description provided for this bit field.
3 : 3	USBIN_OV_HIGH	No description provided for this bit field.
4 : 4	USBIN_PLUGIN_HIGH	No description provided for this bit field.
5 : 5	USBIN_REVI_HIGH	No description provided for this bit field.
6 : 6	USBIN_SOURCE_CHANGE_HIGH	No description provided for this bit field.
7 : 7	USBIN_ICL_CHANGE_HIGH	No description provided for this bit field.

SCHG_P_USB_INT_POLARITY_LOW | 0x00001313

Type:Read/Write

Reset: 0x0000003F

'1' = Interrupt will trigger on a level low (falling edge) event, '0' = level low triggering is disabled

Bits	Name	Description
0 : 0	USBIN_COLLAPSE_LOW	No description provided for this bit field.
1 : 1	USBIN_VASHDN_LOW	No description provided for this bit field.
2 : 2	USBIN_UV_LOW	No description provided for this bit field.
3 : 3	USBIN_OV_LOW	No description provided for this bit field.
4 : 4	USBIN_PLUGIN_LOW	No description provided for this bit field.
5 : 5	USBIN_REVI_LOW	No description provided for this bit field.
6 : 6	USBIN_SOURCE_CHANGE_LOW	No description provided for this bit field.
7 : 7	USBIN_ICL_CHANGE_LOW	No description provided for this bit field.

SCHG_P_USB_INT_LATCHED_CLR | 0x00001314

Type:Write

Reset: 0x00000000

writing a '1' to this interrupt will rearm the interrupt when an interrupt is pending. It clears the internal sticky and sent bits

Bits	Name	Description
0 : 0	USBIN_COLLAPSE_LATCHED_CLR	No description provided for this bit field.
1 : 1	USBIN_VASHDN_LATCHED_CLR	No description provided for this bit field.
2 : 2	USBIN_UV_LATCHED_CLR	No description provided for this bit field.
3 : 3	USBIN_OV_LATCHED_CLR	No description provided for this bit field.
4 : 4	USBIN_PLUGIN_LATCHED_CLR	No description provided for this bit field.
5 : 5	USBIN_REVI_LATCHED_CLR	No description provided for this bit field.
6 : 6	USBIN_SOURCE_CHANGE_LATCHED_CLR	No description provided for this bit field.
7 : 7	USBIN_ICL_CHANGE_LATCHED_CLR	No description provided for this bit field.

SCHG_P_USB_INT_EN_SET | 0x00001315

Type:Read/Write

Reset: 0x00000000

writing '0' to this register has no effect. Writing a '1' will enable the corresponding interrupt. Reading this register will readback enable status PMIC_SET_MASK

Bits	Name	Description
0 : 0	USBIN_COLLAPSE_EN_SET	No description provided for this bit field.
1 : 1	USBIN_VASHDN_EN_SET	No description provided for this bit field.
2 : 2	USBIN_UV_EN_SET	No description provided for this bit field.
3 : 3	USBIN_OV_EN_SET	No description provided for this bit field.
4 : 4	USBIN_PLUGIN_EN_SET	No description provided for this bit field.
5 : 5	USBIN_REVI_EN_SET	No description provided for this bit field.
6 : 6	USBIN_SOURCE_CHANGE_EN_SET	No description provided for this bit field.
7 : 7	USBIN_ICL_CHANGE_EN_SET	No description provided for this bit field.

SCHG_P_USB_INT_EN_CLR | 0x00001316

Type:Read/Write

Reset: 0x00000000

writing '0' to this register has no effect. Writing a '1' will disable the corresponding interrupt. Reading this register will readback enable status PMIC_CLR_MASK=INT_EN_SET

Bits	Name	Description
0 : 0	USBIN_COLLAPSE_EN_CLR	No description provided for this bit field.
1 : 1	USBIN_VASHDN_EN_CLR	No description provided for this bit field.
2 : 2	USBIN_UV_EN_CLR	No description provided for this bit field.
3 : 3	USBIN_OV_EN_CLR	No description provided for this bit field.
4 : 4	USBIN_PLUGIN_EN_CLR	No description provided for this bit field.
5 : 5	USBIN_REVI_EN_CLR	No description provided for this bit field.
6 : 6	USBIN_SOURCE_CHANGE_EN_CLR	No description provided for this bit field.
7 : 7	USBIN_ICL_CHANGE_EN_CLR	No description provided for this bit field.

SCHG_P_USB_INT_LATCHED_STS | 0x00001318

Type:Read

Reset: 0x00000000

Debug: Latched (Sticky) Interrupt. '1' indicates that the interrupt has triggered. Once the latched bit is set it can only be cleared by writing the clear bit.

Bits	Name	Description
0 : 0	USBIN_COLLAPSE_LATCHED_STS	No description provided for this bit field.
1 : 1	USBIN_VASHDN_LATCHED_STS	No description provided for this bit field.
2 : 2	USBIN_UV_LATCHED_STS	No description provided for this bit field.
3 : 3	USBIN_OV_LATCHED_STS	No description provided for this bit field.
4 : 4	USBIN_PLUGIN_LATCHED_STS	No description provided for this bit field.
5 : 5	USBIN_REVI_LATCHED_STS	No description provided for this bit field.
6 : 6	USBIN_SOURCE_CHANGE_LATCHED_STS	No description provided for this bit field.
7 : 7	USBIN_ICL_CHANGE_LATCHED_STS	No description provided for this bit field.

SCHG_P_USB_INT_PENDING_STS | 0x00001319

Type:Read

Reset: 0x00000000

Debug: Pending is set if interrupt has been sent but not cleared.

Bits	Name	Description
0 : 0	USBIN_COLLAPSE_PENDING_STS	No description provided for this bit field.
1 : 1	USBIN_VASHDN_PENDING_STS	No description provided for this bit field.
2 : 2	USBIN_UV_PENDING_STS	No description provided for this bit field.
3 : 3	USBIN_OV_PENDING_STS	No description provided for this bit field.
4 : 4	USBIN_PLUGIN_PENDING_STS	No description provided for this bit field.
5 : 5	USBIN_REVI_PENDING_STS	No description provided for this bit field.
6 : 6	USBIN_SOURCE_CHANGE_PENDING_STS	No description provided for this bit field.
7 : 7	USBIN_ICL_CHANGE_PENDING_STS	No description provided for this bit field.

SCHG_P_USB_INT_MID_SEL | 0x0000131A

Type:Read/Write

Reset: 0x00000000

Selects the MID that will receive the interrupt

Bits	Name	Description
1 : 0	INT_MID_SEL	No description provided for this bit field.

SCHG_P_USB_INT_PRIORITY | 0x0000131B

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	INT_PRIORITY	No description provided for this bit field.

SCHG_P_USB_CMD_IL | 0x00001340

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	USBIN_SUSPEND	USBIN Suspend 0 = Normal 1 = Suspend

SCHG_P_USB_CMD_APSD | 0x00001341

Type:Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	APSD_RERUN	1 = Rerun BC1.2 APSD Algorithm (Self Clearing) (Has to be set with BC1P2_SRC_DETECT = 1)

Type:Read/Write**Reset:** 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	ICL_OVERRIDE	1 = Override ICL BC1.2 / Type-C APSD result with Command Register USBIN_CURRENT_LIMIT_CFG. The Override sets the maximum ICL value for AICL, HW thermal regulation or SW thermal adjustment.

SCHG_P_USB_CMD_HVDCP_2 | 0x00001343

Type:Write**Reset:** 0x00000000

Force D+/D- for HVDCP (QC2/3). Available only when NOT in autonomus mode (HVDCP_AUTONOMOUS_MODE_EN_CFG = 0).

Bits	Name	Description
0 : 0	SINGLE_INCREMENT	1 = HVDCP Single 200mV Increment (Self Clearing)
1 : 1	SINGLE_DECREMENT	1 = HVDCP Single 200mV Decrement (Self Clearing)
2 : 2	IDLE	1 = Force IDLE Mode (Self Clearing) D+ = 0.6V; D- = 3.3V.
3 : 3	FORCE_5V	1 = Force 5v Mode (Self Clearing) D+ = 0.6V; D- = FLT.
4 : 4	FORCE_9V	1 = Force 9V Mode (Self Clearing) D+ = 3.3V; D- = 0.6V.
5 : 5	FORCE_12V	1 = Force 12V Mode (Self Clearing) D+ = 0.6V; D- = 0.6V.

SCHG_P_USB_USBIN_ADAPTER_ALLOW_OVERRIDE | 0x00001344

Type:Read/Write**Reset:** 0x00000000

Overrides USBIN_ADAPTER_ALLOW_CFG (at USB plug-in); To be used while changing USB_IN voltage using USB PD. If [3:0] = 4'b0000 The default detected usbin_input_status results are used.

Bits	Name	Description
0 : 0	FORCE_5V	1 = Use 5V UV and 5V OV
1 : 1	FORCE_9V	1 = Use 9V UV and 9V OV
2 : 2	FORCE_12V	1 = Use 12V UV and 12V OV
3 : 3	CONTINUOUS	1 = Use 5V UV and 12V OV

SCHG_P_USB_CMD_PULLDOWN | 0x00001345

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	EN_PULLDOWN_USB_IN	1 = Enable 10mA pulldown on USB_IN/USB_SNS
1 : 1	EN_PULLDOWN_USB_MID	1 = Enable 10mA pulldown on USB_MID

SCHG_P_USB_TYPE_C_CFG | 0x00001358

Type:Read/Write

Reset: 0x000000C0

PMIC_FTRIM

Bits	Name	Description
5 : 0	TYPE_C_CFG_5_0	Reserved
6 : 6	WAIT_FOR_BC1P2	This option is only valid when a Type-C Rp-1.5A or Rp-3A Charger is detected 0 = Type-C Detection does not wait for BC1P2 to finish to set Max Input Current Limit 1 = Type-C Detection waits for BC1P2 to finish to set Max Input Current Limit 0: BC1P2_NO_WAIT 1: BC1P2_WAIT

Bits	Name	Description
7 : 7	BC1P2_START_ON_CC	Starts BC1.2 Automatic Power Source Detection: 0 = BC1P2 starts (if enabled) after vbus deglitch 1 = BC1P2 starts (if enabled) after vbus deglitch and cc deglitch 0: BC1P2_START_AFTER_VBUS_DEGLITCH 1: BC1P2_START_AFTER_VBUS_AND_CC_DEGLITCH

SCHG_P_USB_HVDCP_PULSE_COUNT_MAX | 0x0000135B

Type:Read/Write

Reset: 0x000000A3

Maximum QC2/3 Pulse Count to limit max. USB_IN voltage for HW INOV; Used only in autonomous mode (HVDCP_AUTONOMOUS_MODE_EN_CFG = 1). PMIC_FTRIM

Bits	Name	Description
5 : 0	HVDCP_PULSE_COUNT_MAX_QC3P0	Maximum QC3.0 Pulse Count
7 : 6	HVDCP_PULSE_COUNT_MAX_QC2P0	Maximum QC2.0 Pulse Count (00 = 5V, 01 = 9V, 10 = 12V, 11 = NA)

SCHG_P_USB_USBIN_ADAPTER_ALLOW_CFG | 0x00001360

Type:Read/Write

Reset: 0x00000007

PMIC_FTRIM

Bits	Name	Description
3 : 0	USBIN_ADAPTER_ALLOW	USBIN Adapter Allowance (at USB plug-in): 0000 = 5V 0010 = 9V 0011 = 5V, 9V 0100 = 12V 0101 = 5V, 12V 0110 = 9V - 12V 0111 = 5V, 9V - 12V 1000 = 5V - 9V 1100 = 5V - 12V 0: USBIN_ADAPTER_ALLOW_5V 2: USBIN_ADAPTER_ALLOW_9V 3: USBIN_ADAPTER_ALLOW_5V_OR_9V 4: USBIN_ADAPTER_ALLOW_12V 5: USBIN_ADAPTER_ALLOW_5V_OR_12V 6: USBIN_ADAPTER_ALLOW_9V_TO_12V 7: USBIN_ADAPTER_ALLOW_5V_OR_9V_TO_12V 8: USBIN_ADAPTER_ALLOW_5V_TO_9V 12: USBIN_ADAPTER_ALLOW_5V_TO_12V

SCHG_P_USB_USBIN_OV_HICCUP_CFG | 0x00001361

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
0 : 0	USBIN_OVLO_HICCUP_ENABLE	USBIN OVLO Hiccup 0 = Disabled - normal falling edge deglitch on OVLO (100ms) 1 = Enabled - hiccup mode enabled - programmable falling edge deglitch on OVLO
2 : 1	USBIN_OVLO_HICCUP_TIME_CFG	USBIN OVLO Falling Edge Deglitch Time (after 4 100ms FE DG have occurred) 00 = 1s 01 = 2s 10 = 5s 11 = 10s

SCHG_P_USB_USBIN_OPTIONS_1_CFG | 0x00001362

Type:Read/Write

Reset: 0x0000001C

Bits	Name	Description
0 : 0	VADP_DECR_TIMER_EN	0 = HVDCP Decrement Timer Disabled 1 = HVDCP Decrement Timer Enabled
1 : 1	HVDCP_NO_AUTH_QC3_CFG	Dictates QC2/3 results when QC2/3 Authentication is disabled. 0 = When Authentication is not run select QC2 1 = When Authentication is not run select QC3
2 : 2	HVDCP_EN	High Voltage DCP Enable: 0 = HVDCP Disabled (HVDCP treated as DCP); 1 = HVDCP Enabled. 0: HVDCP_DISABLE 1: HVDCP_ENABLE
4 : 4	INPUT_PRIORITY	Input Priority: 0 = DCIN has priority 1 = USBIN has priority 0: DCIN_PRIORITY 1: USBIN_PRIORITY
5 : 5	HVDCP_AUTONOMOUS_MODE_EN_CFG	High Voltage DCP Autonomous Increment/Decrement Mode (as part of INOV) Enable: 1 = HVDCP Autonomous Mode Disabled 1 = HVDCP Autonomous Mode Enabled 0: AUTO_INC_BY_COMMAND 1: AUTO_INC_ENABLED
6 : 6	HVDCP_AUTH_ALG_EN_CFG	High Voltage DCP Authentication Algorithm Enable/Disable: 0 = Disabled - Selects QC2 or QC3 based on HVDCP_NO_AUTH_QC3_CFG bit; 1 = Enabled - Selects QC2 or QC3 based on Authentication result. 0: HVDCP_AUTH_DIS 1: HVDCP_AUTH_EN
7 : 7	CABLE_R_SEL	Cable resistance selection (affects HW Thermal Regulation): 0 = Cable resistance < 400ohm 1 = Cable resistance > 400ohm 0: CABLE_RESISTANCE_LESS_THAN_400_OHMS 1: CABLE_RESISTANCE_GREATER_THAN_400_OHMS

SCHG_P_USB_USBIN_OPTIONS_2_CFG | 0x00001363

Type:Read/Write**Reset:** 0x00000038

PMIC_FTRIM

Bits	Name	Description
0 : 0	FORCE_FLOAT_SDP_CFG	If Floating Charger is detected, selects ICL (if not Suspended): 0 = High Current 1 = 500mA/100mA
1 : 1	SUSPEND_FLOAT_CFG	If Floating Charger is detected, selects Suspend or not: 0 = Normal Operation if Float Charger 1 = Suspend if Float Charger
2 : 2	FLOAT_DIS_CHGING_CFG	If Floating Charger is detected, selects battery charging or not: 0 = Charging Allowed 1 = No Charging
3 : 3	SLOW_PLUGIN_TIMER_EN_CFG	Floating Charger Slow Plugin Detection 1 = Enable 0 = Disable
4 : 4	OCD_CURRENT_SEL	If "Other Charger" is detected, Selects ICL 0 = 500mA 1 = High Current
5 : 5	DCD_TIMEOUT_SEL	Selects DCD Timeout 0 = 300ms 1 = 600ms
6 : 6	SWITCHER_START_CFG	Selects when Switcher starts after input insertion: 0 = After USBIN UVLO is deglitched 1 = After APSD/Type-C detection is completed

SCHG_P_USB_VADP_DECR_TIMER_SEL_CFG | 0x00001364

Type:Read/Write

Reset: 0x00000011

PMIC_FTRIM

Bits	Name	Description
1 : 0	VADP_DECR_TIMER_SEL	Adaptive charging algorithm voltage decrement timer setting: x0 = QC2.0 Decrement Timer 1min x1 = QC2.0 Decrement Timer 5min 0x = QC3.0 Decrement Timer 30s 1x = QC3.0 Decrement Timer 1min Used only by HW INOV.

Bits	Name	Description
4 : 4	HVDCP_DIS_NON_COMP_CFG	Disallow HVDCP if non-compliant A2C cable with CC shorted to VBUS is detected: 0 = Allow HVDCP; Enable controlled by HVDCP_EN bit 1 = Disallow HVDCP

SCHG_P_USB_USBIN_LOAD_CFG | 0x00001365

Type:Read/Write

Reset: 0x000000A5

PMIC_FTRIM

Bits	Name	Description
1 : 0	USBIN_IN_COLLAPSE_GF_SEL	USBIN Input Collapse Deglitch Filter time select (symetrical) for AICL: 00 = 1ms 01 = 5ms 10 = 30ms 11 = 30us
3 : 2	USBIN_AICL_STEP_TIMING_SEL	USBIN AICL Step Timing 00 = 5ms 01 = 10ms 10 = 30ms 11 = 40ms
4 : 4	ICL_OVERRIDE_AFTER_APSD	0 = Use APSD results to control Input Current Limit after APSD is completed 1 = Use SW to control Input Current Limit after APSD is completed
5 : 5	INPUT_MISS_POLL_EN	Enable USB Input Missing Poller function 0 = Disabled 1 = Enabled 0: USB_INPUT_MISSING_POLLER_DIS 1: USB_INPUT_MISSING_POLLER_EN
6 : 6	ENABLE_AICL_RERUN_QC_INC	Enable Automatic AICL Rerun during QC Increment 0 = Block Automatic AICL Rerun during QC Increment 1 = Allow Automatic AICL Rerun during QC Increment Used only by HW INOV.
7 : 7	USBIN_OV_CH_LOAD_OPTION	Enable/Disable USBIN path upon DCIN OV: 0 = Do not disable USBIN path on DCIN OV 1 = Disable USBIN path on DCIN OV 0: DO_NOT_DISABLE_USBIN_PATH_ON_DCIN_OV 1: DISABLE_USBIN_PATH_ON_DCIN_OV

SCHG_P_USB_USBIN_ICL_OPTIONS | 0x00001366**Type:**Read/Write**Reset:** 0x00000002

Combined with BC1.2 APSD result, and determines the AICL max. ICL. PMIC_FTRIM

Bits	Name	Description
0 : 0	USBIN_MODE_CHG	USBIN Mode Charge: 0 = USB5/1 or USB9/1.5 Current Levels 1 = HC Mode Current Level 0: USB_100_OR_500_MODE 1: USB_HIGH_CURRENT_MODE
1 : 1	USB51_MODE	USB5/1 Mode: 0 = USB 100mA 1 = USB 500mA 0: USB_100_MODE 1: USB_500_MODE
2 : 2	CFG_USB3P0_SEL	Selects USB 2.0/3.0: 0 = sets USB 2.0 (100mA/500mA) 1 = sets USB 3.0 (150mA/900mA) 0: USB_2P0_SEL 1: USB_3P0_SEL

SCHG_P_USB_USBIN_SOURCE_CHANGE_INTRPT_ENB | 0x00001369**Type:**Read/Write**Reset:** 0x0000007F

Enable/disable for USBIN_SOURCE_CHANGE interrupt sources PMIC_FTRIM

Bits	Name	Description
0 : 0	APSD_IRQ_EN_CFG	Enable/disable for APSD completion interrupt (pulse signal): 0 = Disable interrupt generation due to APSD Completion, 1 = Enable interrupt generation due to APSD Completion 0: APSD_COMPLETE_INT_DISABLE 1: APSD_COMPLETE_INT_ENABLE

Bits	Name	Description
1 : 1	HVDCP_IRQ_EN_CFG	Enable/disable for HVDCP detected interrupt (pulse signal): 0 = Disable interrupt generation due to HVDCP Detection, 1 = Enable interrupt generation due to HVDCP Detection 0: HVDCP_DETECTION_INT_DISABLE 1: HVDCP_DETECTION_INT_ENABLE
2 : 2	AUTH_IRQ_EN_CFG	Enable/disable for QC2/3 authentication algorithm complete interrupt (pulse signal): 0 = Disable interrupt generation due to Authentication Algorithm Completing, 1 = Enable interrupt generation due to Authentication Algorithm Completing 0: AUTHENTICATION_ALG_INT_DISABLE 1: AUTHENTICATION_ALG_INT_ENABLE
3 : 3	VADP_IRQ_EN_CFG	Enable/disable for adapter voltage changed (due to HW INOV) interrupt (pulse signal): 0 = Disable interrupt generation due to Adapter Voltage Changing, 1 = Enable interrupt generation due to Adapter Voltage Changing 0: ADAPTER_VOLT_CHANGE_INT_DISABLE 1: ADAPTER_VOLT_CHANGE_INT_ENABLE
4 : 4	ENUMERATION_IRQ_EN_CFG	Enable/disable for enumeration timer expiration interrupt (pulse signal): 0 = Disable interrupt generation due to Enumeration Timer Expiration, 1 = Enable interrupt generation due to Enumeration Expiration 0: ENUM_INT_DISABLE 1: ENUM_INT_ENABLE
5 : 5	SLOW_IRQ_EN_CFG	Enable/disable for slow plugin timer expiration interrupt (pulse signal): 0 = Disable interrupt generation due to Slow Plugin Timer Expiration, 1 = Enable interrupt generation due to Slow Plugin Timer Expiration 0: SLOW_PLUGIN_INT_DISABLE 1: SLOW_PLUGIN_INT_ENABLE
6 : 6	HVDCP_TIMEOUT_IRQ_EN_CFG	Enable/disable for HVDCP timeout expiration (HVDCP detection done) interrupt (pulse signal): 0 = Disable interrupt generation due to HVDCP Timeout Expiration, 1 = Enable interrupt generation due to HVDCP Timeout Expiration 0: HVDCP_TIMEOUT_INT_DISABLE 1: HVDCP_TIMEOUT_INT_ENABLE

SCHG_P_USB_USBIN_CURRENT_LIMIT_CFG | 0x00001370

Type:Read/Write

Reset: 0x0000001E

Qualcomm
Confidential - May Contain Trade Secrets
2025-12-26 07:07:13 GMT
wangguanran@meigsmart.com

Bits	Name	Description
7 : 0	USBIN_CURRENT_LIMIT	USB Input Current Limit (ICL) maximum when ICL_OVERRIDE is set (overrides APSD result). Current Limit = DATA x 50mA The Override sets the maximum ICL value for AICL, HW thermal regulation or SW thermal adjustment. 0: USB_ICL_0mA 1: USB_ICL_50mA 2: USB_ICL_100mA 3: USB_ICL_150mA 4: USB_ICL_200mA 5: USB_ICL_250mA 6: USB_ICL_300mA 7: USB_ICL_350mA 8: USB_ICL_400mA 9: USB_ICL_450mA 10: USB_ICL_500mA 11: USB_ICL_550mA 12: USB_ICL_600mA 13: USB_ICL_650mA 14: USB_ICL_700mA 15: USB_ICL_750mA 16: USB_ICL_800mA 17: USB_ICL_850mA 18: USB_ICL_900mA 19: USB_ICL_950mA 20: USB_ICL_1000mA 21: USB_ICL_1050mA 22: USB_ICL_1100mA 23: USB_ICL_1150mA 24: USB_ICL_1200mA 25: USB_ICL_1250mA 26: USB_ICL_1300mA 27: USB_ICL_1350mA 28: USB_ICL_1400mA 29: USB_ICL_1450mA 30: USB_ICL_1500mA 31: USB_ICL_1550mA 32: USB_ICL_1600mA 33: USB_ICL_1650mA 34: USB_ICL_1700mA 35: USB_ICL_1750mA 36: USB_ICL_1800mA 37: USB_ICL_1850mA 38: USB_ICL_1900mA 39: USB_ICL_1950mA 40: USB_ICL_2000mA 41: USB_ICL_2050mA 42: USB_ICL_2100mA 43: USB_ICL_2150mA 44: USB_ICL_2200mA 45: USB_ICL_2250mA 46: USB_ICL_2300mA 47: USB_ICL_2350mA 48: USB_ICL_2400mA 49: USB_ICL_2450mA 50: USB_ICL_2500mA 51: USB_ICL_2550mA 52: USB_ICL_2600mA 53: USB_ICL_2650mA 54: USB_ICL_2700mA

Bits	Name	Description
7 : 0	USBIN_CURRENT_LIMIT	55: USB_ICL_2750mA 56: USB_ICL_2800mA 57: USB_ICL_2850mA 58: USB_ICL_2900mA 59: USB_ICL_2950mA 60: USB_ICL_3000mA 61: USB_ICL_3050mA 62: USB_ICL_3100mA 63: USB_ICL_3150mA 64: USB_ICL_3200mA 65: USB_ICL_3250mA 66: USB_ICL_3300mA 67: USB_ICL_3350mA 68: USB_ICL_3400mA 69: USB_ICL_3450mA 70: USB_ICL_3500mA 71: USB_ICL_3550mA 72: USB_ICL_3600mA 73: USB_ICL_3650mA 74: USB_ICL_3700mA 75: USB_ICL_3750mA 76: USB_ICL_3800mA 77: USB_ICL_3850mA 78: USB_ICL_3900mA 79: USB_ICL_3950mA 80: USB_ICL_4000mA 81: USB_ICL_4050mA 82: USB_ICL_4100mA 83: USB_ICL_4150mA 84: USB_ICL_4200mA 85: USB_ICL_4250mA 86: USB_ICL_4300mA 87: USB_ICL_4350mA 88: USB_ICL_4400mA 89: USB_ICL_4450mA 90: USB_ICL_4500mA 91: USB_ICL_4550mA 92: USB_ICL_4600mA 93: USB_ICL_4650mA 94: USB_ICL_4700mA 95: USB_ICL_4750mA 96: USB_ICL_4800mA 97: USB_ICL_4850mA 98: USB_ICL_4900mA 99: USB_ICL_4950mA

SCHG_P_USB_USBIN_AICL_OPTIONS_CFG | 0x00001380

Type:Read/Write

Reset: 0x000000CC

PMIC_FTRIM

Bits	Name	Description
0 : 0	USBIN_LV_COLLAPSE_RESPONSE	USBIN Input Collapse Option for LV adapter 0 = Input collapse does not turn off USBIN input FET 1 = Input collapse turns off USBIN input FET 0: USBIN_COLLAPSE_LV_FET_ON 1: USBIN_COLLAPSE_LV_FET_OFF
1 : 1	USBIN_HV_COLLAPSE_RESPONSE	USBIN Input Collapse Option for HV adapter 0 = Input collapse does not turn off USBIN input FET 1 = Input collapse turns off USBIN input FET 0: USBIN_COLLAPSE_HV_FET_ON 1: USBIN_COLLAPSE_HV_FET_OFF
2 : 2	USBIN_AICL_EN	Automatic Input Current Limit for USBIN 0 = Disabled 1 = Enabled 0: USBIN_AICL_DISABLED 1: USBIN_AICL_ENABLED
3 : 3	USBIN_AICL_ADC_EN	Select if AICL uses ADC method for USBIN: 0 = Do not use AICL ADC 1 = Use AICL ADC 0: USBIN_AICL_ADC_DISABLED 1: USBIN_AICL_ADC_ENABLED
4 : 4	USBIN_AICL_PERIODIC_RERUN_EN	Select if AICL periodic rerun is enabled for USBIN: 0 = AICL re-run disabled 1 = AICL re-run enabled 0: USBIN_AICL_RERUN_DISABLED 1: USBIN_AICL_RERUN_ENABLED
5 : 5	USBIN_AICL_START_AT_MAX	Select if AICL starts at ICL_MAX even in the event of AICL_ADC not being enabled: 0 = USBIN AICL starts current limit at minimum, stepping ICL up 1 = USBIN AICL starts current limit at maximum, stepping ICL down 0: USBIN_AICL_DOES_NOT_START_AT_MAX 1: USBIN_AICL_STARTS_AT_MAX
6 : 6	USBIN_AICL_HDC_EN	Select if high duty cycle is used for AICL and for adaptive power control algorithm : 0 = High duty cycle not used for AICL/adaptive algorithm 1 = High duty cycle used for AICL/adaptive algorithm 0: USBIN_AICL_HDC_DISABLED 1: USBIN_AICL_HDC_ENABLED
7 : 7	SUSPEND_ON_COLLAPSE_USBIN	Select if USBIN enters suspend when AICL reduces to ICL_MIN = 50mA: 0 = USBIN does not suspend on AICL reduces to ICL_MIN 1 = USBIN suspends on AICL reduces to ICL_MIN 0: USBIN_DOES_NOT_SUSPEND_ON_COLLAPSE 1: USBIN_SUSPENDS_ON_COLLAPSE

SCHG_P_USB_USBIN_5V_AICL_THRESHOLD_CFG | 0x00001381**Type:**Read/Write**Reset:** 0x00000000

PMIC_FTRIM

Bits	Name	Description
2 : 0	USBIN_5V_AICL_THRESHOLD_CFG	Collapse threshold for 5V mode: Threshold = 4.0V + (DATA * 100mV) [4.0V : 100mV : 4.7V] 0: USBIN_5V_AICL_THRESHOLD_4P0V 1: USBIN_5V_AICL_THRESHOLD_4P1V 2: USBIN_5V_AICL_THRESHOLD_4P2V 3: USBIN_5V_AICL_THRESHOLD_4P3V 4: USBIN_5V_AICL_THRESHOLD_4P4V 5: USBIN_5V_AICL_THRESHOLD_4P5V 6: USBIN_5V_AICL_THRESHOLD_4P6V 7: USBIN_5V_AICL_THRESHOLD_4P7V

SCHG_P_USB_USBIN_9V_AICL_THRESHOLD_CFG | 0x00001382**Type:**Read/Write**Reset:** 0x00000000

PMIC_FTRIM

Bits	Name	Description
2 : 0	USBIN_9V_AICL_THRESHOLD_CFG	Collapse threshold for 9V mode: Threshold = 7.2V + (DATA * 200mV) [7.2V : 200mV : 8.6V] 0: USBIN_9V_AICL_THRESHOLD_7P2V 1: USBIN_9V_AICL_THRESHOLD_7P4V 2: USBIN_9V_AICL_THRESHOLD_7P6V 3: USBIN_9V_AICL_THRESHOLD_7P8V 4: USBIN_9V_AICL_THRESHOLD_8P0V 5: USBIN_9V_AICL_THRESHOLD_8P2V 6: USBIN_9V_AICL_THRESHOLD_8P4V 7: USBIN_9V_AICL_THRESHOLD_8P6V

SCHG_P_USB_USBIN_12V_AICL_THRESHOLD_CFG | 0x00001383

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
2 : 0	USBIN_12V_AICL_THRESHOLD_CFG	Collapse threshold for 12V mode: Threshold = 10.2V + (DATA * 200mV) [10.2V : 200mV : 11.6V] 0: USBIN_12V_AICL_THRESHOLD_10P2V 1: USBIN_12V_AICL_THRESHOLD_10P4V 2: USBIN_12V_AICL_THRESHOLD_10P6V 3: USBIN_12V_AICL_THRESHOLD_10P8V 4: USBIN_12V_AICL_THRESHOLD_11P0V 5: USBIN_12V_AICL_THRESHOLD_11P2V 6: USBIN_12V_AICL_THRESHOLD_11P4V 7: USBIN_12V_AICL_THRESHOLD_11P6V

SCHG_P_USB_USBIN_CONT_AICL_THRESHOLD_CFG | 0x00001384

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
5 : 0	USBIN_CONT_AICL_THRESHOLD_CFG	Collapse threshold for continuous mode: Threshold = 4.00V + (DATA * 100mV) for 0 <= DATA <= 15 Threshold = 5.60V + ((DATA - 16) * 200mV) for 16 <= DATA <= 47 [4.0V : 100mV : 5.5V] [5.6V : 200mV : 11.8V] 0: USBIN_CONT_AICL_THRESHOLD_4P0V 1: USBIN_CONT_AICL_THRESHOLD_4P1V 2: USBIN_CONT_AICL_THRESHOLD_4P2V 3: USBIN_CONT_AICL_THRESHOLD_4P3V 4: USBIN_CONT_AICL_THRESHOLD_4P4V 5: USBIN_CONT_AICL_THRESHOLD_4P5V 6: USBIN_CONT_AICL_THRESHOLD_4P6V 7: USBIN_CONT_AICL_THRESHOLD_4P7V 8: USBIN_CONT_AICL_THRESHOLD_4P8V 9: USBIN_CONT_AICL_THRESHOLD_4P9V 10: USBIN_CONT_AICL_THRESHOLD_5P0V 11: USBIN_CONT_AICL_THRESHOLD_5P1V 12: USBIN_CONT_AICL_THRESHOLD_5P2V 13: USBIN_CONT_AICL_THRESHOLD_5P3V 14: USBIN_CONT_AICL_THRESHOLD_5P4V 15: USBIN_CONT_AICL_THRESHOLD_5P5V 16: USBIN_CONT_AICL_THRESHOLD_5P6V 17: USBIN_CONT_AICL_THRESHOLD_5P8V 18: USBIN_CONT_AICL_THRESHOLD_6P0V 19: USBIN_CONT_AICL_THRESHOLD_6P2V 20: USBIN_CONT_AICL_THRESHOLD_6P4V 21: USBIN_CONT_AICL_THRESHOLD_6P6V 22: USBIN_CONT_AICL_THRESHOLD_6P8V 23: USBIN_CONT_AICL_THRESHOLD_7P0V 24: USBIN_CONT_AICL_THRESHOLD_7P2V 25: USBIN_CONT_AICL_THRESHOLD_7P4V 26: USBIN_CONT_AICL_THRESHOLD_7P6V 27: USBIN_CONT_AICL_THRESHOLD_7P8V 28: USBIN_CONT_AICL_THRESHOLD_8P0V 29: USBIN_CONT_AICL_THRESHOLD_8P2V 30: USBIN_CONT_AICL_THRESHOLD_8P4V 31: USBIN_CONT_AICL_THRESHOLD_8P6V 32: USBIN_CONT_AICL_THRESHOLD_8P8V 33: USBIN_CONT_AICL_THRESHOLD_9P0V 34: USBIN_CONT_AICL_THRESHOLD_9P2V 35: USBIN_CONT_AICL_THRESHOLD_9P4V 36: USBIN_CONT_AICL_THRESHOLD_9P6V 37: USBIN_CONT_AICL_THRESHOLD_9P8V 38: USBIN_CONT_AICL_THRESHOLD_10P0V 39: USBIN_CONT_AICL_THRESHOLD_10P2V 40: USBIN_CONT_AICL_THRESHOLD_10P4V 41: USBIN_CONT_AICL_THRESHOLD_10P6V 42: USBIN_CONT_AICL_THRESHOLD_10P8V 43: USBIN_CONT_AICL_THRESHOLD_11P0V 44: USBIN_CONT_AICL_THRESHOLD_11P2V 45: USBIN_CONT_AICL_THRESHOLD_11P4V 46: USBIN_CONT_AICL_THRESHOLD_11P6V 47: USBIN_CONT_AICL_THRESHOLD_11P8V 48: USBIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0x30 49: USBIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0x31 50: USBIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0x32 51: USBIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0x33 52: USBIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0x34 53: USBIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0x35 54: USBIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0x36

Bits	Name	Description
5 : 0	USBIN_CONT_AICL_THRESHOLD_CFG	55: USBIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0x37 56: USBIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0x38 57: USBIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0x39 58: USBIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0x3a 59: USBIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0x3b 60: USBIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0x3c 61: USBIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0x3d 62: USBIN_CONT_AICL_THRESHOLD_DO_NOT_USE_0x3e

Module Name: GPIO01

Base Address: 0x0000C000

Register Quick Reference:

Register	Offset	Type
GPIO01_REVISION1	0x0000C000	Read
GPIO01_REVISION2	0x0000C001	Read
GPIO01_REVISION3	0x0000C002	Read
GPIO01_REVISION4	0x0000C003	Read
GPIO01_PERPH_TYPE	0x0000C004	Read
GPIO01_PERPH_SUBTYPE	0x0000C005	Read
GPIO01_STATUS1	0x0000C008	Read
GPIO01_INT_RT_STS	0x0000C010	Read
GPIO01_INT_SET_TYPE	0x0000C011	Read/Write
GPIO01_INT_POLARITY_HIGH	0x0000C012	Read/Write
GPIO01_INT_POLARITY_LOW	0x0000C013	Read/Write
GPIO01_INT_LATCHED_CLR	0x0000C014	Write
GPIO01_INT_EN_SET	0x0000C015	Read/Write
GPIO01_INT_EN_CLR	0x0000C016	Read/Write
GPIO01_INT_LATCHED_STS	0x0000C018	Read
GPIO01_INT_PENDING_STS	0x0000C019	Read
GPIO01_INT_MID_SEL	0x0000C01A	Read/Write
GPIO01_INT_PRIORITY	0x0000C01B	Read/Write
GPIO01_MODE_CTL	0x0000C040	Read/Write
GPIO01_DIG_VIN_CTL	0x0000C041	Read/Write
GPIO01_DIG_PULL_CTL	0x0000C042	Read/Write
GPIO01_DIG_OUT_DRV_CTL	0x0000C045	Read/Write
GPIO01_EN_CTL	0x0000C046	Read/Write

GPIO01_REVISION1 | 0x0000C000

Type:Read

Reset: 0x00000001

HW Version Register [7:0] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MINOR	This number is incremented for digital change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

GPIO01_REVISION2 | 0x0000C001

Type:Read

Reset: 0x00000002

HW Version Register [15:8] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MAJOR	This number is incremented when changes are made to the digital HW that are not backwards compatible with existing software.

GPIO01_REVISION3 | 0x0000C002

Type:Read

Reset: 0x00000000

HW Version Register [23:16]

Bits	Name	Description
7 : 0	ANA_MINOR	This number is incremented for analog change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

GPIO01_REVISION4 | 0x0000C003

Type:Read

Reset: 0x00000002

HW Version Register [31:24]

Bits	Name	Description
7 : 0	ANA_MAJOR	This number is incremented when changes are made to the analog HW that are not backwards compatible with existing software.

GPIO01_PERPH_TYPE | 0x0000C004

Type:Read

Reset: 0x00000010

Peripheral Type PMIC_CONSTANT

Bits	Name	Description
7 : 0	TYPE	No description provided for this bit field. 16: GPIO

GPIO01_PERPH_SUBTYPE | 0x0000C005

Type:Read

Reset: 0x00000010

Peripheral SubType

Bits	Name	Description
7 : 0	SUBTYPE	No description provided for this bit field. 16: GPIO_LV 17: GPIO_MV

GPIO01_STATUS1 | 0x0000C008

Type:Read

Reset: 0x00000000

Status Registers

Bits	Name	Description
0 : 0	GPIO_VAL	Value read by the input buffer, if enabled 0: GPIO_INPUT_LOW 1: GPIO_INPUT_HIGH
7 : 7	GPIO_OK	No description provided for this bit field. 0: GPIO_DISABLED 1: GPIO_ENABLED

GPIO01_INT_RT_STS | 0x0000C010

Type:Read

Reset: 0x00000000

Interrupt Real Time Status Bits

Bits	Name	Description
0 : 0	GPIO_IN_STS	No description provided for this bit field. 0: INT_RT_STATUS_LOW 1: INT_RT_STATUS_HIGH

GPIO01_INT_SET_TYPE | 0x0000C011

Type:Read/Write

Reset: 0x00000000

0 = use level trigger interrupts, 1 = use edge trigger interrupts

Bits	Name	Description
0 : 0	GPIO_IN_TYPE	No description provided for this bit field. 0: LEVEL 1: EDGE

GPIO01_INT_POLARITY_HIGH | 0x0000C012

Type:Read/Write

Reset: 0x00000000

1= Interrupt will trigger on a level high (rising edge) event, 0 = level high triggering is disabled

Bits	Name	Description
0 : 0	GPIO_IN_HIGH	No description provided for this bit field. 0: HIGH_TRIGGER_DISABLED 1: HIGH_TRIGGER_ENABLED

GPIO01_INT_POLARITY_LOW | 0x0000C013

Type:Read/Write

Reset: 0x00000000

1 = Interrupt will trigger on a level low (falling edge) event, 0 = level low triggering is disabled

Bits	Name	Description
0 : 0	GPIO_IN_LOW	No description provided for this bit field. 0: LOW_TRIGGER_DISABLED 1: LOW_TRIGGER_ENABLED

GPIO01_INT_LATCHED_CLR | 0x0000C014

Type:Write

Reset: 0x00000000

writing a 1 to this interrupt will rearm the interrupt when an interrupt is pending. It clears the internal sticky and sent bits

Bits	Name	Description
0 : 0	GPIO_IN_LATCHED_CLR	No description provided for this bit field.

GPIO01_INT_EN_SET | 0x0000C015

Type:Read/Write

Reset: 0x00000000

writing 0 to this register has no effect. Writing a 1 will enable the corresponding interrupt. Reading this register will readback enable status PMIC_SET_MASK

Bits	Name	Description
0 : 0	GPIO_IN_EN_SET	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED

GPIO01_INT_EN_CLR | 0x0000C016

Type:Read/Write

Reset: 0x00000000

writing 0 to this register has no effect. Writing a 1 will disable the corresponding interrupt. Reading this register will readback enable status PMIC_CLR_MASK=INT_EN_SET

Bits	Name	Description
0 : 0	GPIO_IN_EN_CLR	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED

GPIO01_INT_LATCHED_STS | 0x0000C018

Type:Read

Reset: 0x00000000

Debug: Latched (Sticky) Interrupt. 1 indicates that the interrupt has triggered. Once the latched bit is set it can only be cleared by writing the clear bit.

Bits	Name	Description
0 : 0	GPIO_IN_LATCHED_STS	No description provided for this bit field. 0: NO_INT_LATCHED 1: INTERRUPT_LATCHED

GPIO01_INT_PENDING_STS | 0x0000C019

Type:Read

Reset: 0x00000000

Debug: Pending is set if interrupt has been sent but not cleared.

Bits	Name	Description
0 : 0	GPIO_IN_PENDING_STS	No description provided for this bit field. 0: NO_INT_PENDING 1: INTERRUPT_PENDING

GPIO01_INT_MID_SEL | 0x0000C01A

Type:Read/Write

Reset: 0x00000000

Selects the MID that will receive the interrupt

Bits	Name	Description
1 : 0	INT_MID_SEL	No description provided for this bit field. 0: MID0 1: MID1 2: MID2 3: MID3

GPIO01_INT_PRIORITY | 0x0000C01B

Type:Read/Write

Reset: 0x00000000

SR=0 A=1

Bits	Name	Description
0 : 0	INT_PRIORITY	No description provided for this bit field. 0: SR 1: A

GPIO01_MODE_CTL | 0x0000C040

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
1 : 0	MODE	GPIO Mode: 0: Digital Input 1: Digital Output 2: Digital Input and Output 3: Analog Pass Through 0: DIG_IN 1: DIG_OUT 2: DIG_INOUT 3: ANA_PASS_THRU

GPIO01_DIG_VIN_CTL | 0x0000C041

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
2 : 0	VOLTAGE_SEL	Select Voltage source: 000 = VIN0 (refer to the objective spec.) 001 = VIN1 (refer to the objective spec.) 010 = Reserved 011 = Reserved 100 = Reserved 101 = Reserved 110 = Reserved 111 = Reserved (refer to the objective spec for the definition of VINx) (Voltage supply is for GPIO_MV only, GPIO_LV only has one voltage supply) 0: VIN0 1: VIN1 2: RESERVED2 3: RESERVED3 4: RESERVED4 5: RESERVED5 6: RESERVED6 7: RESERVED7

GPIO01_DIG_PULL_CTL | 0x0000C042

Type:Read/Write

Reset: 0x00000004

No description provided for this register.

Bits	Name	Description
2 : 0	PULLUP_SEL	Current source pulls: - 000 = pull-up 30uA constant - 001 = pull-up 1.5uA - 010 = pull-up 31.5uA constant - 011 = pull-up 1.5uA + 30uA boost - 100 = pull-down 10uA - 101 = no pull - 110 = Reserved - 111 = Reserved Pull up or pull down can only be enabled when master PU/PD is enabled. Pull is disabled when master enable is 0 regardless of this register's setting (see GPIO MDOS for more information of pull enable control) 0: PULLUP_30UA 1: PULLUP_1P5UA 2: PULLUP_31P5UA 3: PULLUP_1P5UA_30UA_BOOST 4: PULLDOWN_10UA 5: NO_PULL 6: RESERVED6 7: RESERVED7

GPIO01_DIG_OUT_DRV_CTL | 0x0000C045

Type:Read/Write

Reset: 0x00000001

No description provided for this register.

Bits	Name	Description
1 : 0	OUTPUT_DRV_SEL	Digital output buffer drive strength select: 00 = Reserved 01 = Low strength 10 = Medium strength 11 = High strength 0: RESERVED 1: LOW_STR 2: MED_STR 3: HIGH_STR

Bits	Name	Description
5 : 4	OUTPUT_TYPE	Digital output buffer type configuration 00= CMOS (drive high and low) 01= Open drain NMOS (only drive low, i.e. I2C, PMOS disabled) 10= Open drain PMOS (only drive high, NMOS disabled) 11= No Drive. Both PMOS and NMOS are disabled 0: CMOS 1: OPEN_DRAIN_NMOS 2: OPEN_DRAIN_PMOS 3: NO_DRIVE

GPIO01_EN_CTL | 0x0000C046

Type:Read/Write

Reset: 0x00000080

No description provided for this register.

Bits	Name	Description
7 : 7	PERPH_EN	GPIO Master Enable 0 = puts GPIO_PAD at high Z and disables the block 1 = GPIO is enabled 0: GPIO_DISABLED 1: GPIO_ENABLED

Module Name: GPIO02

Base Address: 0x0000C100

Register Quick Reference:

Register	Offset	Type
GPIO02_REVISION1	0x0000C100	Read
GPIO02_REVISION2	0x0000C101	Read
GPIO02_REVISION3	0x0000C102	Read
GPIO02_REVISION4	0x0000C103	Read
GPIO02_PERPH_TYPE	0x0000C104	Read
GPIO02_PERPH_SUBTYPE	0x0000C105	Read
GPIO02_STATUS1	0x0000C108	Read
GPIO02_INT_RT_STS	0x0000C110	Read
GPIO02_INT_SET_TYPE	0x0000C111	Read/Write
GPIO02_INT_POLARITY_HIGH	0x0000C112	Read/Write

Register	Offset	Type
GPIO02_INT_POLARITY_LOW	0x0000C113	Read/Write
GPIO02_INT_LATCHED_CLR	0x0000C114	Write
GPIO02_INT_EN_SET	0x0000C115	Read/Write
GPIO02_INT_EN_CLR	0x0000C116	Read/Write
GPIO02_INT_LATCHED_STS	0x0000C118	Read
GPIO02_INT_PENDING_STS	0x0000C119	Read
GPIO02_INT_MID_SEL	0x0000C11A	Read/Write
GPIO02_INT_PRIORITY	0x0000C11B	Read/Write
GPIO02_MODE_CTL	0x0000C140	Read/Write
GPIO02_DIG_VIN_CTL	0x0000C141	Read/Write
GPIO02_DIG_PULL_CTL	0x0000C142	Read/Write
GPIO02_DIG_OUT_DRV_CTL	0x0000C145	Read/Write
GPIO02_EN_CTL	0x0000C146	Read/Write

GPIO02_REVISION1 | 0x0000C100

Type:Read

Reset: 0x00000001

HW Version Register [7:0] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MINOR	This number is incremented for digital change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

GPIO02_REVISION2 | 0x0000C101

Type:Read

Reset: 0x00000002

HW Version Register [15:8] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MAJOR	This number is incremented when changes are made to the digital HW that are not backwards compatible with existing software.

GPIO02_REVISION3 | 0x0000C102

Type:Read

Reset: 0x00000000

HW Version Register [23:16]

Bits	Name	Description
7 : 0	ANA_MINOR	This number is incremented for analog change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

GPIO02_REVISION4 | 0x0000C103

Type:Read

Reset: 0x00000002

HW Version Register [31:24]

Bits	Name	Description
7 : 0	ANA_MAJOR	This number is incremented when changes are made to the analog HW that are not backwards compatible with existing software.

GPIO02_PERPH_TYPE | 0x0000C104

Type:Read

Reset: 0x00000010

Peripheral Type PMIC_CONSTANT

Bits	Name	Description
7 : 0	TYPE	No description provided for this bit field. 16: GPIO

GPIO02_PERPH_SUBTYPE | 0x0000C105**Type:**Read**Reset:** 0x00000010

Peripheral SubType

Bits	Name	Description
7 : 0	SUBTYPE	No description provided for this bit field. 16: GPIO_LV 17: GPIO_MV

GPIO02_STATUS1 | 0x0000C108**Type:**Read**Reset:** 0x00000000

Status Registers

Bits	Name	Description
0 : 0	GPIO_VAL	Value read by the input buffer, if enabled 0: GPIO_INPUT_LOW 1: GPIO_INPUT_HIGH
7 : 7	GPIO_OK	No description provided for this bit field. 0: GPIO_DISABLED 1: GPIO_ENABLED

GPIO02_INT_RT_STS | 0x0000C110**Type:**Read**Reset:** 0x00000000

Interrupt Real Time Status Bits

Bits	Name	Description
0 : 0	GPIO_IN_STS	No description provided for this bit field. 0: INT_RT_STATUS_LOW 1: INT_RT_STATUS_HIGH

GPIO02_INT_SET_TYPE | 0x0000C111

Type:Read/Write

Reset: 0x00000000

0 = use level trigger interrupts, 1 = use edge trigger interrupts

Bits	Name	Description
0 : 0	GPIO_IN_TYPE	No description provided for this bit field. 0: LEVEL 1: EDGE

GPIO02_INT_POLARITY_HIGH | 0x0000C112

Type:Read/Write

Reset: 0x00000000

1= Interrupt will trigger on a level high (rising edge) event, 0 = level high triggering is disabled

Bits	Name	Description
0 : 0	GPIO_IN_HIGH	No description provided for this bit field. 0: HIGH_TRIGGER_DISABLED 1: HIGH_TRIGGER_ENABLED

GPIO02_INT_POLARITY_LOW | 0x0000C113

Type:Read/Write

Reset: 0x00000000

1 = Interrupt will trigger on a level low (falling edge) event, 0 = level low triggering is disabled

Bits	Name	Description
0 : 0	GPIO_IN_LOW	No description provided for this bit field. 0: LOW_TRIGGER_DISABLED 1: LOW_TRIGGER_ENABLED

GPIO02_INT_LATCHED_CLR | 0x0000C114

Type:Write

Reset: 0x00000000

writing a 1 to this interrupt will rearm the interrupt when an interrupt is pending. It clears the internal sticky and sent bits

Bits	Name	Description
0 : 0	GPIO_IN_LATCHED_CLR	No description provided for this bit field.

GPIO02_INT_EN_SET | 0x0000C115

Type:Read/Write

Reset: 0x00000000

writing 0 to this register has no effect. Writing a 1 will enable the corresponding interrupt. Reading this register will readback enable status PMIC_SET_MASK

Bits	Name	Description
0 : 0	GPIO_IN_EN_SET	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED

GPIO02_INT_EN_CLR | 0x0000C116

Type:Read/Write

Reset: 0x00000000

writing 0 to this register has no effect. Writing a 1 will disable the corresponding interrupt. Reading this register will readback enable status PMIC_CLR_MASK=INT_EN_SET

Bits	Name	Description
0 : 0	GPIO_IN_EN_CLR	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED

GPIO02_INT_LATCHED_STS | 0x0000C118

Type:Read

Reset: 0x00000000

Debug: Latched (Sticky) Interrupt. 1 indicates that the interrupt has triggered. Once the latched bit is set it can only be cleared by writing the clear bit.

Bits	Name	Description
0 : 0	GPIO_IN_LATCHED_STS	No description provided for this bit field. 0: NO_INT_LATCHED 1: INTERRUPT_LATCHED

GPIO02_INT_PENDING_STS | 0x0000C119

Type:Read

Reset: 0x00000000

Debug: Pending is set if interrupt has been sent but not cleared.

Bits	Name	Description
0 : 0	GPIO_IN_PENDING_STS	No description provided for this bit field. 0: NO_INT_PENDING 1: INTERRUPT_PENDING

GPIO02_INT_MID_SEL | 0x0000C11A

Type:Read/Write

Reset: 0x00000000

Selects the MID that will receive the interrupt

Bits	Name	Description
1 : 0	INT_MID_SEL	No description provided for this bit field. 0: MID0 1: MID1 2: MID2 3: MID3

GPIO02_INT_PRIORITY | 0x0000C11B

Type:Read/Write

Reset: 0x00000000

SR=0 A=1

Bits	Name	Description
0 : 0	INT_PRIORITY	No description provided for this bit field. 0: SR 1: A

GPIO02_MODE_CTL | 0x0000C140

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
1 : 0	MODE	GPIO Mode: 0: Digital Input 1: Digital Output 2: Digital Input and Output 3: Analog Pass Through 0: DIG_IN 1: DIG_OUT 2: DIG_INOUT 3: ANA_PASS_THRU

GPIO02_DIG_VIN_CTL | 0x0000C141

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
2 : 0	VOLTAGE_SEL	Select Voltage source: 000 = VIN0 (refer to the objective spec.) 001 = VIN1 (refer to the objective spec.) 010 = Reserved 011 = Reserved 100 = Reserved 101 = Reserved 110 = Reserved 111 = Reserved (refer to the objective spec for the definition of VINx) (Voltage supply is for GPIO_MV only, GPIO_LV only has one voltage supply) 0: VIN0 1: VIN1 2: RESERVED2 3: RESERVED3 4: RESERVED4 5: RESERVED5 6: RESERVED6 7: RESERVED7

GPIO02_DIG_PULL_CTL | 0x0000C142

Type:Read/Write

Reset: 0x00000004

No description provided for this register.

Bits	Name	Description
2 : 0	PULLUP_SEL	Current source pulls: - 000 = pull-up 30uA constant - 001 = pull-up 1.5uA - 010 = pull-up 31.5uA constant - 011 = pull-up 1.5uA + 30uA boost - 100 = pull-down 10uA - 101 = no pull - 110 = Reserved - 111 = Reserved Pull up or pull down can only be enabled when master PU/PD is enabled. Pull is disabled when master enable is 0 regardless of this register's setting (see GPIO MDOS for more information of pull enable control) 0: PULLUP_30UA 1: PULLUP_1P5UA 2: PULLUP_31P5UA 3: PULLUP_1P5UA_30UA_BOOST 4: PULLDOWN_10UA 5: NO_PULL 6: RESERVED6 7: RESERVED7

GPIO02_DIG_OUT_DRV_CTL | 0x0000C145

Type:Read/Write

Reset: 0x00000001

No description provided for this register.

Bits	Name	Description
1 : 0	OUTPUT_DRV_SEL	Digital output buffer drive strength select: 00 = Reserved 01 = Low strength 10 = Medium strength 11 = High strength 0: RESERVED 1: LOW_STR 2: MED_STR 3: HIGH_STR

Bits	Name	Description
5 : 4	OUTPUT_TYPE	Digital output buffer type configuration 00= CMOS (drive high and low) 01= Open drain NMOS (only drive low, i.e. I2C, PMOS disabled) 10= Open drain PMOS (only drive high, NMOS disabled) 11= No Drive. Both PMOS and NMOS are disabled 0: CMOS 1: OPEN_DRAIN_NMOS 2: OPEN_DRAIN_PMOS 3: NO_DRIVE

GPIO02_EN_CTL | 0x0000C146

Type:Read/Write

Reset: 0x00000080

No description provided for this register.

Bits	Name	Description
7 : 7	PERPH_EN	GPIO Master Enable 0 = puts GPIO_PAD at high Z and disables the block 1 = GPIO is enabled 0: GPIO_DISABLED 1: GPIO_ENABLED

Module Name: GPIO03

Base Address: 0x0000C200

Register Quick Reference:

Register	Offset	Type
GPIO03_REVISION1	0x0000C200	Read
GPIO03_REVISION2	0x0000C201	Read
GPIO03_REVISION3	0x0000C202	Read
GPIO03_REVISION4	0x0000C203	Read
GPIO03_PERPH_TYPE	0x0000C204	Read
GPIO03_PERPH_SUBTYPE	0x0000C205	Read
GPIO03_STATUS1	0x0000C208	Read
GPIO03_INT_RT_STS	0x0000C210	Read
GPIO03_INT_SET_TYPE	0x0000C211	Read/Write
GPIO03_INT_POLARITY_HIGH	0x0000C212	Read/Write

Register	Offset	Type
GPIO03_INT_POLARITY_LOW	0x0000C213	Read/Write
GPIO03_INT_LATCHED_CLR	0x0000C214	Write
GPIO03_INT_EN_SET	0x0000C215	Read/Write
GPIO03_INT_EN_CLR	0x0000C216	Read/Write
GPIO03_INT_LATCHED_STS	0x0000C218	Read
GPIO03_INT_PENDING_STS	0x0000C219	Read
GPIO03_INT_MID_SEL	0x0000C21A	Read/Write
GPIO03_INT_PRIORITY	0x0000C21B	Read/Write
GPIO03_MODE_CTL	0x0000C240	Read/Write
GPIO03_DIG_VIN_CTL	0x0000C241	Read/Write
GPIO03_DIG_PULL_CTL	0x0000C242	Read/Write
GPIO03_DIG_OUT_DRV_CTL	0x0000C245	Read/Write
GPIO03_EN_CTL	0x0000C246	Read/Write

GPIO03_REVISION1 | 0x0000C200

Type:Read

Reset: 0x00000001

HW Version Register [7:0] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MINOR	This number is incremented for digital change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

GPIO03_REVISION2 | 0x0000C201

Type:Read

Reset: 0x00000002

HW Version Register [15:8] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MAJOR	This number is incremented when changes are made to the digital HW that are not backwards compatible with existing software.

GPIO03_REVISION3 | 0x0000C202

Type:Read

Reset: 0x00000000

HW Version Register [23:16]

Bits	Name	Description
7 : 0	ANA_MINOR	This number is incremented for analog change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

GPIO03_REVISION4 | 0x0000C203

Type:Read

Reset: 0x00000002

HW Version Register [31:24]

Bits	Name	Description
7 : 0	ANA_MAJOR	This number is incremented when changes are made to the analog HW that are not backwards compatible with existing software.

GPIO03_PERPH_TYPE | 0x0000C204

Type:Read

Reset: 0x00000010

Peripheral Type PMIC_CONSTANT

Bits	Name	Description
7 : 0	TYPE	No description provided for this bit field. 16: GPIO

GPIO03_PERPH_SUBTYPE | 0x0000C205**Type:**Read**Reset:** 0x00000010

Peripheral SubType

Bits	Name	Description
7 : 0	SUBTYPE	No description provided for this bit field. 16: GPIO_LV 17: GPIO_MV

GPIO03_STATUS1 | 0x0000C208**Type:**Read**Reset:** 0x00000000

Status Registers

Bits	Name	Description
0 : 0	GPIO_VAL	Value read by the input buffer, if enabled 0: GPIO_INPUT_LOW 1: GPIO_INPUT_HIGH
7 : 7	GPIO_OK	No description provided for this bit field. 0: GPIO_DISABLED 1: GPIO_ENABLED

GPIO03_INT_RT_STS | 0x0000C210**Type:**Read**Reset:** 0x00000000

Interrupt Real Time Status Bits

Bits	Name	Description
0 : 0	GPIO_IN_STS	No description provided for this bit field. 0: INT_RT_STATUS_LOW 1: INT_RT_STATUS_HIGH

GPIO03_INT_SET_TYPE | 0x0000C211

Type:Read/Write

Reset: 0x00000000

0 = use level trigger interrupts, 1 = use edge trigger interrupts

Bits	Name	Description
0 : 0	GPIO_IN_TYPE	No description provided for this bit field. 0: LEVEL 1: EDGE

GPIO03_INT_POLARITY_HIGH | 0x0000C212

Type:Read/Write

Reset: 0x00000000

1= Interrupt will trigger on a level high (rising edge) event, 0 = level high triggering is disabled

Bits	Name	Description
0 : 0	GPIO_IN_HIGH	No description provided for this bit field. 0: HIGH_TRIGGER_DISABLED 1: HIGH_TRIGGER_ENABLED

GPIO03_INT_POLARITY_LOW | 0x0000C213

Type:Read/Write

Reset: 0x00000000

1 = Interrupt will trigger on a level low (falling edge) event, 0 = level low triggering is disabled

Bits	Name	Description
0 : 0	GPIO_IN_LOW	No description provided for this bit field. 0: LOW_TRIGGER_DISABLED 1: LOW_TRIGGER_ENABLED

GPIO03_INT_LATCHED_CLR | 0x0000C214

Type:Write

Reset: 0x00000000

writing a 1 to this interrupt will rearm the interrupt when an interrupt is pending. It clears the internal sticky and sent bits

Bits	Name	Description
0 : 0	GPIO_IN_LATCHED_CLR	No description provided for this bit field.

GPIO03_INT_EN_SET | 0x0000C215

Type:Read/Write

Reset: 0x00000000

writing 0 to this register has no effect. Writing a 1 will enable the corresponding interrupt. Reading this register will readback enable status PMIC_SET_MASK

Bits	Name	Description
0 : 0	GPIO_IN_EN_SET	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED

GPIO03_INT_EN_CLR | 0x0000C216

Type:Read/Write

Reset: 0x00000000

writing 0 to this register has no effect. Writing a 1 will disable the corresponding interrupt. Reading this register will readback enable status PMIC_CLR_MASK=INT_EN_SET

Bits	Name	Description
0 : 0	GPIO_IN_EN_CLR	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED

GPIO03_INT_LATCHED_STS | 0x0000C218

Type:Read

Reset: 0x00000000

Debug: Latched (Sticky) Interrupt. 1 indicates that the interrupt has triggered. Once the latched bit is set it can only be cleared by writing the clear bit.

Bits	Name	Description
0 : 0	GPIO_IN_LATCHED_STS	No description provided for this bit field. 0: NO_INT_LATCHED 1: INTERRUPT_LATCHED

GPIO03_INT_PENDING_STS | 0x0000C219

Type:Read

Reset: 0x00000000

Debug: Pending is set if interrupt has been sent but not cleared.

Bits	Name	Description
0 : 0	GPIO_IN_PENDING_STS	No description provided for this bit field. 0: NO_INT_PENDING 1: INTERRUPT_PENDING

GPIO03_INT_MID_SEL | 0x0000C21A

Type:Read/Write

Reset: 0x00000000

Selects the MID that will receive the interrupt

Bits	Name	Description
1 : 0	INT_MID_SEL	No description provided for this bit field. 0: MID0 1: MID1 2: MID2 3: MID3

GPIO03_INT_PRIORITY | 0x0000C21B

Type:Read/Write

Reset: 0x00000000

SR=0 A=1

Bits	Name	Description
0 : 0	INT_PRIORITY	No description provided for this bit field. 0: SR 1: A

GPIO03_MODE_CTL | 0x0000C240

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
1 : 0	MODE	GPIO Mode: 0: Digital Input 1: Digital Output 2: Digital Input and Output 3: Analog Pass Through 0: DIG_IN 1: DIG_OUT 2: DIG_INOUT 3: ANA_PASS_THRU

GPIO03_DIG_VIN_CTL | 0x0000C241

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
2 : 0	VOLTAGE_SEL	Select Voltage source: 000 = VIN0 (refer to the objective spec.) 001 = VIN1 (refer to the objective spec.) 010 = Reserved 011 = Reserved 100 = Reserved 101 = Reserved 110 = Reserved 111 = Reserved (refer to the objective spec for the definition of VINx) (Voltage supply is for GPIO_MV only, GPIO_LV only has one voltage supply) 0: VIN0 1: VIN1 2: RESERVED2 3: RESERVED3 4: RESERVED4 5: RESERVED5 6: RESERVED6 7: RESERVED7

GPIO03_DIG_PULL_CTL | 0x0000C242

Type:Read/Write

Reset: 0x00000004

No description provided for this register.

Bits	Name	Description
2 : 0	PULLUP_SEL	Current source pulls: - 000 = pull-up 30uA constant - 001 = pull-up 1.5uA - 010 = pull-up 31.5uA constant - 011 = pull-up 1.5uA + 30uA boost - 100 = pull-down 10uA - 101 = no pull - 110 = Reserved - 111 = Reserved Pull up or pull down can only be enabled when master PU/PD is enabled. Pull is disabled when master enable is 0 regardless of this register's setting (see GPIO MDOS for more information of pull enable control) 0: PULLUP_30UA 1: PULLUP_1P5UA 2: PULLUP_31P5UA 3: PULLUP_1P5UA_30UA_BOOST 4: PULLDOWN_10UA 5: NO_PULL 6: RESERVED6 7: RESERVED7

GPIO03_DIG_OUT_DRV_CTL | 0x0000C245

Type:Read/Write

Reset: 0x00000001

No description provided for this register.

Bits	Name	Description
1 : 0	OUTPUT_DRV_SEL	Digital output buffer drive strength select: 00 = Reserved 01 = Low strength 10 = Medium strength 11 = High strength 0: RESERVED 1: LOW_STR 2: MED_STR 3: HIGH_STR

Bits	Name	Description
5 : 4	OUTPUT_TYPE	Digital output buffer type configuration 00= CMOS (drive high and low) 01= Open drain NMOS (only drive low, i.e. I2C, PMOS disabled) 10= Open drain PMOS (only drive high, NMOS disabled) 11= No Drive. Both PMOS and NMOS are disabled 0: CMOS 1: OPEN_DRAIN_NMOS 2: OPEN_DRAIN_PMO5 3: NO_DRIVE

GPIO03_EN_CTL | 0x0000C246

Type:Read/Write

Reset: 0x00000080

No description provided for this register.

Bits	Name	Description
7 : 7	PERPH_EN	GPIO Master Enable 0 = puts GPIO_PAD at high Z and disables the block 1 = GPIO is enabled 0: GPIO_DISABLED 1: GPIO_ENABLED

Module Name: GPIO04

Base Address: 0x0000C300

Register Quick Reference:

Register	Offset	Type
GPIO04_REVISION1	0x0000C300	Read
GPIO04_REVISION2	0x0000C301	Read
GPIO04_REVISION3	0x0000C302	Read
GPIO04_REVISION4	0x0000C303	Read
GPIO04_PERPH_TYPE	0x0000C304	Read
GPIO04_PERPH_SUBTYPE	0x0000C305	Read
GPIO04_STATUS1	0x0000C308	Read
GPIO04_INT_RT_STS	0x0000C310	Read
GPIO04_INT_SET_TYPE	0x0000C311	Read/Write
GPIO04_INT_POLARITY_HIGH	0x0000C312	Read/Write

Register	Offset	Type
GPIO04_INT_POLARITY_LOW	0x0000C313	Read/Write
GPIO04_INT_LATCHED_CLR	0x0000C314	Write
GPIO04_INT_EN_SET	0x0000C315	Read/Write
GPIO04_INT_EN_CLR	0x0000C316	Read/Write
GPIO04_INT_LATCHED_STS	0x0000C318	Read
GPIO04_INT_PENDING_STS	0x0000C319	Read
GPIO04_INT_MID_SEL	0x0000C31A	Read/Write
GPIO04_INT_PRIORITY	0x0000C31B	Read/Write
GPIO04_MODE_CTL	0x0000C340	Read/Write
GPIO04_DIG_VIN_CTL	0x0000C341	Read/Write
GPIO04_DIG_PULL_CTL	0x0000C342	Read/Write
GPIO04_DIG_OUT_DRV_CTL	0x0000C345	Read/Write
GPIO04_EN_CTL	0x0000C346	Read/Write

GPIO04_REVISION1 | 0x0000C300

Type:Read

Reset: 0x00000001

HW Version Register [7:0] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MINOR	This number is incremented for digital change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

GPIO04_REVISION2 | 0x0000C301

Type:Read

Reset: 0x00000002

HW Version Register [15:8] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MAJOR	This number is incremented when changes are made to the digital HW that are not backwards compatible with existing software.

GPIO04_REVISION3 | 0x0000C302

Type:Read

Reset: 0x00000000

HW Version Register [23:16]

Bits	Name	Description
7 : 0	ANA_MINOR	This number is incremented for analog change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

GPIO04_REVISION4 | 0x0000C303

Type:Read

Reset: 0x00000002

HW Version Register [31:24]

Bits	Name	Description
7 : 0	ANA_MAJOR	This number is incremented when changes are made to the analog HW that are not backwards compatible with existing software.

GPIO04_PERPH_TYPE | 0x0000C304

Type:Read

Reset: 0x00000010

Peripheral Type PMIC_CONSTANT

Bits	Name	Description
7 : 0	TYPE	No description provided for this bit field. 16: GPIO

GPIO04_PERPH_SUBTYPE | 0x0000C305**Type:**Read**Reset:** 0x00000010

Peripheral SubType

Bits	Name	Description
7 : 0	SUBTYPE	No description provided for this bit field. 16: GPIO_LV 17: GPIO_MV

GPIO04_STATUS1 | 0x0000C308**Type:**Read**Reset:** 0x00000000

Status Registers

Bits	Name	Description
0 : 0	GPIO_VAL	Value read by the input buffer, if enabled 0: GPIO_INPUT_LOW 1: GPIO_INPUT_HIGH
7 : 7	GPIO_OK	No description provided for this bit field. 0: GPIO_DISABLED 1: GPIO_ENABLED

GPIO04_INT_RT_STS | 0x0000C310**Type:**Read**Reset:** 0x00000000

Interrupt Real Time Status Bits

Bits	Name	Description
0 : 0	GPIO_IN_STS	No description provided for this bit field. 0: INT_RT_STATUS_LOW 1: INT_RT_STATUS_HIGH

GPIO04_INT_SET_TYPE | 0x0000C311

Type:Read/Write

Reset: 0x00000000

0 = use level trigger interrupts, 1 = use edge trigger interrupts

Bits	Name	Description
0 : 0	GPIO_IN_TYPE	No description provided for this bit field. 0: LEVEL 1: EDGE

GPIO04_INT_POLARITY_HIGH | 0x0000C312

Type:Read/Write

Reset: 0x00000000

1= Interrupt will trigger on a level high (rising edge) event, 0 = level high triggering is disabled

Bits	Name	Description
0 : 0	GPIO_IN_HIGH	No description provided for this bit field. 0: HIGH_TRIGGER_DISABLED 1: HIGH_TRIGGER_ENABLED

GPIO04_INT_POLARITY_LOW | 0x0000C313

Type:Read/Write

Reset: 0x00000000

1 = Interrupt will trigger on a level low (falling edge) event, 0 = level low triggering is disabled

Bits	Name	Description
0 : 0	GPIO_IN_LOW	No description provided for this bit field. 0: LOW_TRIGGER_DISABLED 1: LOW_TRIGGER_ENABLED

GPIO04_INT_LATCHED_CLR | 0x0000C314

Type:Write

Reset: 0x00000000

writing a 1 to this interrupt will rearm the interrupt when an interrupt is pending. It clears the internal sticky and sent bits

Bits	Name	Description
0 : 0	GPIO_IN_LATCHED_CLR	No description provided for this bit field.

GPIO04_INT_EN_SET | 0x0000C315

Type:Read/Write

Reset: 0x00000000

writing 0 to this register has no effect. Writing a 1 will enable the corresponding interrupt. Reading this register will readback enable status PMIC_SET_MASK

Bits	Name	Description
0 : 0	GPIO_IN_EN_SET	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED

GPIO04_INT_EN_CLR | 0x0000C316

Type:Read/Write

Reset: 0x00000000

writing 0 to this register has no effect. Writing a 1 will disable the corresponding interrupt. Reading this register will readback enable status PMIC_CLR_MASK=INT_EN_SET

Bits	Name	Description
0 : 0	GPIO_IN_EN_CLR	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED

GPIO04_INT_LATCHED_STS | 0x0000C318

Type:Read

Reset: 0x00000000

Debug: Latched (Sticky) Interrupt. 1 indicates that the interrupt has triggered. Once the latched bit is set it can only be cleared by writing the clear bit.

Bits	Name	Description
0 : 0	GPIO_IN_LATCHED_STS	No description provided for this bit field. 0: NO_INT_LATCHED 1: INTERRUPT_LATCHED

GPIO04_INT_PENDING_STS | 0x0000C319

Type:Read

Reset: 0x00000000

Debug: Pending is set if interrupt has been sent but not cleared.

Bits	Name	Description
0 : 0	GPIO_IN_PENDING_STS	No description provided for this bit field. 0: NO_INT_PENDING 1: INTERRUPT_PENDING

GPIO04_INT_MID_SEL | 0x0000C31A

Type:Read/Write

Reset: 0x00000000

Selects the MID that will receive the interrupt

Bits	Name	Description
1 : 0	INT_MID_SEL	No description provided for this bit field. 0: MID0 1: MID1 2: MID2 3: MID3

GPIO04_INT_PRIORITY | 0x0000C31B

Type:Read/Write

Reset: 0x00000000

SR=0 A=1

Bits	Name	Description
0 : 0	INT_PRIORITY	No description provided for this bit field. 0: SR 1: A

GPIO04_MODE_CTL | 0x0000C340

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
1 : 0	MODE	GPIO Mode: 0: Digital Input 1: Digital Output 2: Digital Input and Output 3: Analog Pass Through 0: DIG_IN 1: DIG_OUT 2: DIG_INOUT 3: ANA_PASS_THRU

GPIO04_DIG_VIN_CTL | 0x0000C341

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
2 : 0	VOLTAGE_SEL	Select Voltage source: 000 = VIN0 (refer to the objective spec.) 001 = VIN1 (refer to the objective spec.) 010 = Reserved 011 = Reserved 100 = Reserved 101 = Reserved 110 = Reserved 111 = Reserved (refer to the objective spec for the definition of VINx) (Voltage supply is for GPIO_MV only, GPIO_LV only has one voltage supply) 0: VIN0 1: VIN1 2: RESERVED2 3: RESERVED3 4: RESERVED4 5: RESERVED5 6: RESERVED6 7: RESERVED7

GPIO04_DIG_PULL_CTL | 0x0000C342

Type:Read/Write

Reset: 0x00000004

No description provided for this register.

Bits	Name	Description
2 : 0	PULLUP_SEL	Current source pulls: - 000 = pull-up 30uA constant - 001 = pull-up 1.5uA - 010 = pull-up 31.5uA constant - 011 = pull-up 1.5uA + 30uA boost - 100 = pull-down 10uA - 101 = no pull - 110 = Reserved - 111 = Reserved Pull up or pull down can only be enabled when master PU/PD is enabled. Pull is disabled when master enable is 0 regardless of this register's setting (see GPIO MDOS for more information of pull enable control) 0: PULLUP_30UA 1: PULLUP_1P5UA 2: PULLUP_31P5UA 3: PULLUP_1P5UA_30UA_BOOST 4: PULLDOWN_10UA 5: NO_PULL 6: RESERVED6 7: RESERVED7

GPIO04_DIG_OUT_DRV_CTL | 0x0000C345

Type:Read/Write

Reset: 0x00000001

No description provided for this register.

Bits	Name	Description
1 : 0	OUTPUT_DRV_SEL	Digital output buffer drive strength select: 00 = Reserved 01 = Low strength 10 = Medium strength 11 = High strength 0: RESERVED 1: LOW_STR 2: MED_STR 3: HIGH_STR

Bits	Name	Description
5 : 4	OUTPUT_TYPE	Digital output buffer type configuration 00= CMOS (drive high and low) 01= Open drain NMOS (only drive low, i.e. I2C, PMOS disabled) 10= Open drain PMOS (only drive high, NMOS disabled) 11= No Drive. Both PMOS and NMOS are disabled 0: CMOS 1: OPEN_DRAIN_NMOS 2: OPEN_DRAIN_PMOS 3: NO_DRIVE

GPIO04_EN_CTL | 0x0000C346

Type:Read/Write

Reset: 0x00000080

No description provided for this register.

Bits	Name	Description
7 : 7	PERPH_EN	GPIO Master Enable 0 = puts GPIO_PAD at high Z and disables the block 1 = GPIO is enabled 0: GPIO_DISABLED 1: GPIO_ENABLED

Module Name: GPIO05

Base Address: 0x0000C400

Register Quick Reference:

Register	Offset	Type
GPIO05_REVISION1	0x0000C400	Read
GPIO05_REVISION2	0x0000C401	Read
GPIO05_REVISION3	0x0000C402	Read
GPIO05_REVISION4	0x0000C403	Read
GPIO05_PERPH_TYPE	0x0000C404	Read
GPIO05_PERPH_SUBTYPE	0x0000C405	Read
GPIO05_STATUS1	0x0000C408	Read
GPIO05_INT_RT_STS	0x0000C410	Read
GPIO05_INT_SET_TYPE	0x0000C411	Read/Write
GPIO05_INT_POLARITY_HIGH	0x0000C412	Read/Write

Register	Offset	Type
GPIO05_INT_POLARITY_LOW	0x0000C413	Read/Write
GPIO05_INT_LATCHED_CLR	0x0000C414	Write
GPIO05_INT_EN_SET	0x0000C415	Read/Write
GPIO05_INT_EN_CLR	0x0000C416	Read/Write
GPIO05_INT_LATCHED_STS	0x0000C418	Read
GPIO05_INT_PENDING_STS	0x0000C419	Read
GPIO05_INT_MID_SEL	0x0000C41A	Read/Write
GPIO05_INT_PRIORITY	0x0000C41B	Read/Write
GPIO05_MODE_CTL	0x0000C440	Read/Write
GPIO05_DIG_VIN_CTL	0x0000C441	Read/Write
GPIO05_DIG_PULL_CTL	0x0000C442	Read/Write
GPIO05_DIG_OUT_DRV_CTL	0x0000C445	Read/Write
GPIO05_EN_CTL	0x0000C446	Read/Write

GPIO05_REVISION1 | 0x0000C400

Type:Read

Reset: 0x00000001

HW Version Register [7:0] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MINOR	This number is incremented for digital change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

GPIO05_REVISION2 | 0x0000C401

Type:Read

Reset: 0x00000002

HW Version Register [15:8] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MAJOR	This number is incremented when changes are made to the digital HW that are not backwards compatible with existing software.

GPIO05_REVISION3 | 0x0000C402

Type:Read

Reset: 0x00000001

HW Version Register [23:16]

Bits	Name	Description
7 : 0	ANA_MINOR	This number is incremented for analog change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

GPIO05_REVISION4 | 0x0000C403

Type:Read

Reset: 0x00000002

HW Version Register [31:24]

Bits	Name	Description
7 : 0	ANA_MAJOR	This number is incremented when changes are made to the analog HW that are not backwards compatible with existing software.

GPIO05_PERPH_TYPE | 0x0000C404

Type:Read

Reset: 0x00000010

Peripheral Type PMIC_CONSTANT

Bits	Name	Description
7 : 0	TYPE	No description provided for this bit field. 16: GPIO

GPIO05_PERPH_SUBTYPE | 0x0000C405

Type:Read

Reset: 0x00000011

Peripheral SubType

Bits	Name	Description
7 : 0	SUBTYPE	No description provided for this bit field. 16: GPIO_LV 17: GPIO_MV

GPIO05_STATUS1 | 0x0000C408

Type:Read

Reset: 0x00000000

Status Registers

Bits	Name	Description
0 : 0	GPIO_VAL	Value read by the input buffer, if enabled 0: GPIO_INPUT_LOW 1: GPIO_INPUT_HIGH
7 : 7	GPIO_OK	No description provided for this bit field. 0: GPIO_DISABLED 1: GPIO_ENABLED

GPIO05_INT_RT_STS | 0x0000C410

Type:Read

Reset: 0x00000000

Interrupt Real Time Status Bits

Bits	Name	Description
0 : 0	GPIO_IN_STS	No description provided for this bit field. 0: INT_RT_STATUS_LOW 1: INT_RT_STATUS_HIGH

GPIO05_INT_SET_TYPE | 0x0000C411

Type:Read/Write

Reset: 0x00000000

0 = use level trigger interrupts, 1 = use edge trigger interrupts

Bits	Name	Description
0 : 0	GPIO_IN_TYPE	No description provided for this bit field. 0: LEVEL 1: EDGE

GPIO05_INT_POLARITY_HIGH | 0x0000C412

Type:Read/Write

Reset: 0x00000000

1= Interrupt will trigger on a level high (rising edge) event, 0 = level high triggering is disabled

Bits	Name	Description
0 : 0	GPIO_IN_HIGH	No description provided for this bit field. 0: HIGH_TRIGGER_DISABLED 1: HIGH_TRIGGER_ENABLED

GPIO05_INT_POLARITY_LOW | 0x0000C413

Type:Read/Write

Reset: 0x00000000

1 = Interrupt will trigger on a level low (falling edge) event, 0 = level low triggering is disabled

Bits	Name	Description
0 : 0	GPIO_IN_LOW	No description provided for this bit field. 0: LOW_TRIGGER_DISABLED 1: LOW_TRIGGER_ENABLED

GPIO05_INT_LATCHED_CLR | 0x0000C414

Type:Write

Reset: 0x00000000

writing a 1 to this interrupt will rearm the interrupt when an interrupt is pending. It clears the internal sticky and sent bits

Bits	Name	Description
0 : 0	GPIO_IN_LATCHED_CLR	No description provided for this bit field.

GPIO05_INT_EN_SET | 0x0000C415

Type:Read/Write

Reset: 0x00000000

writing 0 to this register has no effect. Writing a 1 will enable the corresponding interrupt. Reading this register will readback enable status PMIC_SET_MASK

Bits	Name	Description
0 : 0	GPIO_IN_EN_SET	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED

GPIO05_INT_EN_CLR | 0x0000C416

Type:Read/Write

Reset: 0x00000000

writing 0 to this register has no effect. Writing a 1 will disable the corresponding interrupt. Reading this register will readback enable status PMIC_CLR_MASK=INT_EN_SET

Bits	Name	Description
0 : 0	GPIO_IN_EN_CLR	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED

GPIO05_INT_LATCHED_STS | 0x0000C418

Type:Read

Reset: 0x00000000

Debug: Latched (Sticky) Interrupt. 1 indicates that the interrupt has triggered. Once the latched bit is set it can only be cleared by writing the clear bit.

Bits	Name	Description
0 : 0	GPIO_IN_LATCHED_STS	No description provided for this bit field. 0: NO_INT_LATCHED 1: INTERRUPT_LATCHED

GPIO05_INT_PENDING_STS | 0x0000C419

Type:Read

Reset: 0x00000000

Debug: Pending is set if interrupt has been sent but not cleared.

Bits	Name	Description
0 : 0	GPIO_IN_PENDING_STS	No description provided for this bit field. 0: NO_INT_PENDING 1: INTERRUPT_PENDING

GPIO05_INT_MID_SEL | 0x0000C41A

Type:Read/Write

Reset: 0x00000000

Selects the MID that will receive the interrupt

Bits	Name	Description
1 : 0	INT_MID_SEL	No description provided for this bit field. 0: MID0 1: MID1 2: MID2 3: MID3

GPIO05_INT_PRIORITY | 0x0000C41B

Type:Read/Write

Reset: 0x00000000

SR=0 A=1

Bits	Name	Description
0 : 0	INT_PRIORITY	No description provided for this bit field. 0: SR 1: A

GPIO05_MODE_CTL | 0x0000C440

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
1 : 0	MODE	GPIO Mode: 0: Digital Input 1: Digital Output 2: Digital Input and Output 3: Analog Pass Through 0: DIG_IN 1: DIG_OUT 2: DIG_INOUT 3: ANA_PASS_THRU

GPIO05_DIG_VIN_CTL | 0x0000C441

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
2 : 0	VOLTAGE_SEL	Select Voltage source: 000 = VIN0 (refer to the objective spec.) 001 = VIN1 (refer to the objective spec.) 010 = Reserved 011 = Reserved 100 = Reserved 101 = Reserved 110 = Reserved 111 = Reserved (refer to the objective spec for the definition of VINx) (Voltage supply is for GPIO_MV only, GPIO_LV only has one voltage supply) 0: VIN0 1: VIN1 2: RESERVED2 3: RESERVED3 4: RESERVED4 5: RESERVED5 6: RESERVED6 7: RESERVED7

GPIO05_DIG_PULL_CTL | 0x0000C442

Type:Read/Write

Reset: 0x00000004

No description provided for this register.

Bits	Name	Description
2 : 0	PULLUP_SEL	Current source pulls: - 000 = pull-up 30uA constant - 001 = pull-up 1.5uA - 010 = pull-up 31.5uA constant - 011 = pull-up 1.5uA + 30uA boost - 100 = pull-down 10uA - 101 = no pull - 110 = Reserved - 111 = Reserved Pull up or pull down can only be enabled when master PU/PD is enabled. Pull is disabled when master enable is 0 regardless of this register's setting (see GPIO MDOS for more information of pull enable control) 0: PULLUP_30UA 1: PULLUP_1P5UA 2: PULLUP_31P5UA 3: PULLUP_1P5UA_30UA_BOOST 4: PULLDOWN_10UA 5: NO_PULL 6: RESERVED6 7: RESERVED7

GPIO05_DIG_OUT_DRV_CTL | 0x0000C445

Type:Read/Write

Reset: 0x00000001

No description provided for this register.

Bits	Name	Description
1 : 0	OUTPUT_DRV_SEL	Digital output buffer drive strength select: 00 = Reserved 01 = Low strength 10 = Medium strength 11 = High strength 0: RESERVED 1: LOW_STR 2: MED_STR 3: HIGH_STR

Bits	Name	Description
5 : 4	OUTPUT_TYPE	Digital output buffer type configuration 00= CMOS (drive high and low) 01= Open drain NMOS (only drive low, i.e. I2C, PMOS disabled) 10= Open drain PMOS (only drive high, NMOS disabled) 11= No Drive. Both PMOS and NMOS are disabled 0: CMOS 1: OPEN_DRAIN_NMOS 2: OPEN_DRAIN_PMOS 3: NO_DRIVE

GPIO05_EN_CTL | 0x0000C446

Type:Read/Write

Reset: 0x00000080

No description provided for this register.

Bits	Name	Description
7 : 7	PERPH_EN	GPIO Master Enable 0 = puts GPIO_PAD at high Z and disables the block 1 = GPIO is enabled 0: GPIO_DISABLED 1: GPIO_ENABLED

Module Name: GPIO06

Base Address: 0x0000C500

Register Quick Reference:

Register	Offset	Type
GPIO06_REVISION1	0x0000C500	Read
GPIO06_REVISION2	0x0000C501	Read
GPIO06_REVISION3	0x0000C502	Read
GPIO06_REVISION4	0x0000C503	Read
GPIO06_PERPH_TYPE	0x0000C504	Read
GPIO06_PERPH_SUBTYPE	0x0000C505	Read
GPIO06_STATUS1	0x0000C508	Read
GPIO06_INT_RT_STS	0x0000C510	Read
GPIO06_INT_SET_TYPE	0x0000C511	Read/Write
GPIO06_INT_POLARITY_HIGH	0x0000C512	Read/Write

Register	Offset	Type
GPIO06_INT_POLARITY_LOW	0x0000C513	Read/Write
GPIO06_INT_LATCHED_CLR	0x0000C514	Write
GPIO06_INT_EN_SET	0x0000C515	Read/Write
GPIO06_INT_EN_CLR	0x0000C516	Read/Write
GPIO06_INT_LATCHED_STS	0x0000C518	Read
GPIO06_INT_PENDING_STS	0x0000C519	Read
GPIO06_INT_MID_SEL	0x0000C51A	Read/Write
GPIO06_INT_PRIORITY	0x0000C51B	Read/Write
GPIO06_MODE_CTL	0x0000C540	Read/Write
GPIO06_DIG_VIN_CTL	0x0000C541	Read/Write
GPIO06_DIG_PULL_CTL	0x0000C542	Read/Write
GPIO06_DIG_OUT_DRV_CTL	0x0000C545	Read/Write
GPIO06_EN_CTL	0x0000C546	Read/Write

GPIO06_REVISION1 | 0x0000C500

Type:Read

Reset: 0x00000001

HW Version Register [7:0] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MINOR	This number is incremented for digital change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

GPIO06_REVISION2 | 0x0000C501

Type:Read

Reset: 0x00000002

HW Version Register [15:8] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MAJOR	This number is incremented when changes are made to the digital HW that are not backwards compatible with existing software.

GPIO06_REVISION3 | 0x0000C502

Type:Read

Reset: 0x00000001

HW Version Register [23:16]

Bits	Name	Description
7 : 0	ANA_MINOR	This number is incremented for analog change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

GPIO06_REVISION4 | 0x0000C503

Type:Read

Reset: 0x00000002

HW Version Register [31:24]

Bits	Name	Description
7 : 0	ANA_MAJOR	This number is incremented when changes are made to the analog HW that are not backwards compatible with existing software.

GPIO06_PERPH_TYPE | 0x0000C504

Type:Read

Reset: 0x00000010

Peripheral Type PMIC_CONSTANT

Bits	Name	Description
7 : 0	TYPE	No description provided for this bit field. 16: GPIO

GPIO06_PERPH_SUBTYPE | 0x0000C505**Type:**Read**Reset:** 0x00000011

Peripheral SubType

Bits	Name	Description
7 : 0	SUBTYPE	No description provided for this bit field. 16: GPIO_LV 17: GPIO_MV

GPIO06_STATUS1 | 0x0000C508**Type:**Read**Reset:** 0x00000000

Status Registers

Bits	Name	Description
0 : 0	GPIO_VAL	Value read by the input buffer, if enabled 0: GPIO_INPUT_LOW 1: GPIO_INPUT_HIGH
7 : 7	GPIO_OK	No description provided for this bit field. 0: GPIO_DISABLED 1: GPIO_ENABLED

GPIO06_INT_RT_STS | 0x0000C510**Type:**Read**Reset:** 0x00000000

Interrupt Real Time Status Bits

Bits	Name	Description
0 : 0	GPIO_IN_STS	No description provided for this bit field. 0: INT_RT_STATUS_LOW 1: INT_RT_STATUS_HIGH

GPIO06_INT_SET_TYPE | 0x0000C511

Type:Read/Write

Reset: 0x00000000

0 = use level trigger interrupts, 1 = use edge trigger interrupts

Bits	Name	Description
0 : 0	GPIO_IN_TYPE	No description provided for this bit field. 0: LEVEL 1: EDGE

GPIO06_INT_POLARITY_HIGH | 0x0000C512

Type:Read/Write

Reset: 0x00000000

1= Interrupt will trigger on a level high (rising edge) event, 0 = level high triggering is disabled

Bits	Name	Description
0 : 0	GPIO_IN_HIGH	No description provided for this bit field. 0: HIGH_TRIGGER_DISABLED 1: HIGH_TRIGGER_ENABLED

GPIO06_INT_POLARITY_LOW | 0x0000C513

Type:Read/Write

Reset: 0x00000000

1 = Interrupt will trigger on a level low (falling edge) event, 0 = level low triggering is disabled

Bits	Name	Description
0 : 0	GPIO_IN_LOW	No description provided for this bit field. 0: LOW_TRIGGER_DISABLED 1: LOW_TRIGGER_ENABLED

GPIO06_INT_LATCHED_CLR | 0x0000C514

Type:Write

Reset: 0x00000000

writing a 1 to this interrupt will rearm the interrupt when an interrupt is pending. It clears the internal sticky and sent bits

Bits	Name	Description
0 : 0	GPIO_IN_LATCHED_CLR	No description provided for this bit field.

GPIO06_INT_EN_SET | 0x0000C515

Type:Read/Write

Reset: 0x00000000

writing 0 to this register has no effect. Writing a 1 will enable the corresponding interrupt. Reading this register will readback enable status PMIC_SET_MASK

Bits	Name	Description
0 : 0	GPIO_IN_EN_SET	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED

GPIO06_INT_EN_CLR | 0x0000C516

Type:Read/Write

Reset: 0x00000000

writing 0 to this register has no effect. Writing a 1 will disable the corresponding interrupt. Reading this register will readback enable status PMIC_CLR_MASK=INT_EN_SET

Bits	Name	Description
0 : 0	GPIO_IN_EN_CLR	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED

GPIO06_INT_LATCHED_STS | 0x0000C518

Type:Read

Reset: 0x00000000

Debug: Latched (Sticky) Interrupt. 1 indicates that the interrupt has triggered. Once the latched bit is set it can only be cleared by writing the clear bit.

Bits	Name	Description
0 : 0	GPIO_IN_LATCHED_STS	No description provided for this bit field. 0: NO_INT_LATCHED 1: INTERRUPT_LATCHED

GPIO06_INT_PENDING_STS | 0x0000C519

Type:Read

Reset: 0x00000000

Debug: Pending is set if interrupt has been sent but not cleared.

Bits	Name	Description
0 : 0	GPIO_IN_PENDING_STS	No description provided for this bit field. 0: NO_INT_PENDING 1: INTERRUPT_PENDING

GPIO06_INT_MID_SEL | 0x0000C51A

Type:Read/Write

Reset: 0x00000000

Selects the MID that will receive the interrupt

Bits	Name	Description
1 : 0	INT_MID_SEL	No description provided for this bit field. 0: MID0 1: MID1 2: MID2 3: MID3

GPIO06_INT_PRIORITY | 0x0000C51B

Type:Read/Write

Reset: 0x00000000

SR=0 A=1

Bits	Name	Description
0 : 0	INT_PRIORITY	No description provided for this bit field. 0: SR 1: A

GPIO06_MODE_CTL | 0x0000C540

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
1 : 0	MODE	GPIO Mode: 0: Digital Input 1: Digital Output 2: Digital Input and Output 3: Analog Pass Through 0: DIG_IN 1: DIG_OUT 2: DIG_INOUT 3: ANA_PASS_THRU

GPIO06_DIG_VIN_CTL | 0x0000C541

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
2 : 0	VOLTAGE_SEL	Select Voltage source: 000 = VIN0 (refer to the objective spec.) 001 = VIN1 (refer to the objective spec.) 010 = Reserved 011 = Reserved 100 = Reserved 101 = Reserved 110 = Reserved 111 = Reserved (refer to the objective spec for the definition of VINx) (Voltage supply is for GPIO_MV only, GPIO_LV only has one voltage supply) 0: VIN0 1: VIN1 2: RESERVED2 3: RESERVED3 4: RESERVED4 5: RESERVED5 6: RESERVED6 7: RESERVED7

GPIO06_DIG_PULL_CTL | 0x0000C542

Type:Read/Write

Reset: 0x00000004

No description provided for this register.

Bits	Name	Description
2 : 0	PULLUP_SEL	Current source pulls: - 000 = pull-up 30uA constant - 001 = pull-up 1.5uA - 010 = pull-up 31.5uA constant - 011 = pull-up 1.5uA + 30uA boost - 100 = pull-down 10uA - 101 = no pull - 110 = Reserved - 111 = Reserved Pull up or pull down can only be enabled when master PU/PD is enabled. Pull is disabled when master enable is 0 regardless of this register's setting (see GPIO MDOS for more information of pull enable control) 0: PULLUP_30UA 1: PULLUP_1P5UA 2: PULLUP_31P5UA 3: PULLUP_1P5UA_30UA_BOOST 4: PULLDOWN_10UA 5: NO_PULL 6: RESERVED6 7: RESERVED7

GPIO06_DIG_OUT_DRV_CTL | 0x0000C545

Type:Read/Write

Reset: 0x00000001

No description provided for this register.

Bits	Name	Description
1 : 0	OUTPUT_DRV_SEL	Digital output buffer drive strength select: 00 = Reserved 01 = Low strength 10 = Medium strength 11 = High strength 0: RESERVED 1: LOW_STR 2: MED_STR 3: HIGH_STR

Bits	Name	Description
5 : 4	OUTPUT_TYPE	Digital output buffer type configuration 00= CMOS (drive high and low) 01= Open drain NMOS (only drive low, i.e. I2C, PMOS disabled) 10= Open drain PMOS (only drive high, NMOS disabled) 11= No Drive. Both PMOS and NMOS are disabled 0: CMOS 1: OPEN_DRAIN_NMOS 2: OPEN_DRAIN_PMOS 3: NO_DRIVE

GPIO06_EN_CTL | 0x0000C546

Type:Read/Write

Reset: 0x00000080

No description provided for this register.

Bits	Name	Description
7 : 7	PERPH_EN	GPIO Master Enable 0 = puts GPIO_PAD at high Z and disables the block 1 = GPIO is enabled 0: GPIO_DISABLED 1: GPIO_ENABLED

Module Name: GPIO07

Base Address: 0x0000C600

Register Quick Reference:

Register	Offset	Type
GPIO07_REVISION1	0x0000C600	Read
GPIO07_REVISION2	0x0000C601	Read
GPIO07_REVISION3	0x0000C602	Read
GPIO07_REVISION4	0x0000C603	Read
GPIO07_PERPH_TYPE	0x0000C604	Read
GPIO07_PERPH_SUBTYPE	0x0000C605	Read
GPIO07_STATUS1	0x0000C608	Read
GPIO07_INT_RT_STS	0x0000C610	Read
GPIO07_INT_SET_TYPE	0x0000C611	Read/Write
GPIO07_INT_POLARITY_HIGH	0x0000C612	Read/Write

Register	Offset	Type
GPIO07_INT_POLARITY_LOW	0x0000C613	Read/Write
GPIO07_INT_LATCHED_CLR	0x0000C614	Write
GPIO07_INT_EN_SET	0x0000C615	Read/Write
GPIO07_INT_EN_CLR	0x0000C616	Read/Write
GPIO07_INT_LATCHED_STS	0x0000C618	Read
GPIO07_INT_PENDING_STS	0x0000C619	Read
GPIO07_INT_MID_SEL	0x0000C61A	Read/Write
GPIO07_INT_PRIORITY	0x0000C61B	Read/Write
GPIO07_MODE_CTL	0x0000C640	Read/Write
GPIO07_DIG_VIN_CTL	0x0000C641	Read/Write
GPIO07_DIG_PULL_CTL	0x0000C642	Read/Write
GPIO07_DIG_OUT_DRV_CTL	0x0000C645	Read/Write
GPIO07_EN_CTL	0x0000C646	Read/Write

GPIO07_REVISION1 | 0x0000C600

Type:Read

Reset: 0x00000001

HW Version Register [7:0] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MINOR	This number is incremented for digital change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

GPIO07_REVISION2 | 0x0000C601

Type:Read

Reset: 0x00000002

HW Version Register [15:8] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MAJOR	This number is incremented when changes are made to the digital HW that are not backwards compatible with existing software.

GPIO07_REVISION3 | 0x0000C602

Type:Read

Reset: 0x00000001

HW Version Register [23:16]

Bits	Name	Description
7 : 0	ANA_MINOR	This number is incremented for analog change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

GPIO07_REVISION4 | 0x0000C603

Type:Read

Reset: 0x00000002

HW Version Register [31:24]

Bits	Name	Description
7 : 0	ANA_MAJOR	This number is incremented when changes are made to the analog HW that are not backwards compatible with existing software.

GPIO07_PERPH_TYPE | 0x0000C604

Type:Read

Reset: 0x00000010

Peripheral Type PMIC_CONSTANT

Bits	Name	Description
7 : 0	TYPE	No description provided for this bit field. 16: GPIO

GPIO07_PERPH_SUBTYPE | 0x0000C605**Type:**Read**Reset:** 0x00000011

Peripheral SubType

Bits	Name	Description
7 : 0	SUBTYPE	No description provided for this bit field. 16: GPIO_LV 17: GPIO_MV

GPIO07_STATUS1 | 0x0000C608**Type:**Read**Reset:** 0x00000000

Status Registers

Bits	Name	Description
0 : 0	GPIO_VAL	Value read by the input buffer, if enabled 0: GPIO_INPUT_LOW 1: GPIO_INPUT_HIGH
7 : 7	GPIO_OK	No description provided for this bit field. 0: GPIO_DISABLED 1: GPIO_ENABLED

GPIO07_INT_RT_STS | 0x0000C610**Type:**Read**Reset:** 0x00000000

Interrupt Real Time Status Bits

Bits	Name	Description
0 : 0	GPIO_IN_STS	No description provided for this bit field. 0: INT_RT_STATUS_LOW 1: INT_RT_STATUS_HIGH

GPIO07_INT_SET_TYPE | 0x0000C611

Type:Read/Write

Reset: 0x00000000

0 = use level trigger interrupts, 1 = use edge trigger interrupts

Bits	Name	Description
0 : 0	GPIO_IN_TYPE	No description provided for this bit field. 0: LEVEL 1: EDGE

GPIO07_INT_POLARITY_HIGH | 0x0000C612

Type:Read/Write

Reset: 0x00000000

1= Interrupt will trigger on a level high (rising edge) event, 0 = level high triggering is disabled

Bits	Name	Description
0 : 0	GPIO_IN_HIGH	No description provided for this bit field. 0: HIGH_TRIGGER_DISABLED 1: HIGH_TRIGGER_ENABLED

GPIO07_INT_POLARITY_LOW | 0x0000C613

Type:Read/Write

Reset: 0x00000000

1 = Interrupt will trigger on a level low (falling edge) event, 0 = level low triggering is disabled

Bits	Name	Description
0 : 0	GPIO_IN_LOW	No description provided for this bit field. 0: LOW_TRIGGER_DISABLED 1: LOW_TRIGGER_ENABLED

GPIO07_INT_LATCHED_CLR | 0x0000C614

Type:Write

Reset: 0x00000000

writing a 1 to this interrupt will rearm the interrupt when an interrupt is pending. It clears the internal sticky and sent bits

Bits	Name	Description
0 : 0	GPIO_IN_LATCHED_CLR	No description provided for this bit field.

GPIO07_INT_EN_SET | 0x0000C615

Type:Read/Write

Reset: 0x00000000

writing 0 to this register has no effect. Writing a 1 will enable the corresponding interrupt. Reading this register will readback enable status PMIC_SET_MASK

Bits	Name	Description
0 : 0	GPIO_IN_EN_SET	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED

GPIO07_INT_EN_CLR | 0x0000C616

Type:Read/Write

Reset: 0x00000000

writing 0 to this register has no effect. Writing a 1 will disable the corresponding interrupt. Reading this register will readback enable status PMIC_CLR_MASK=INT_EN_SET

Bits	Name	Description
0 : 0	GPIO_IN_EN_CLR	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED

GPIO07_INT_LATCHED_STS | 0x0000C618

Type:Read

Reset: 0x00000000

Debug: Latched (Sticky) Interrupt. 1 indicates that the interrupt has triggered. Once the latched bit is set it can only be cleared by writing the clear bit.

Bits	Name	Description
0 : 0	GPIO_IN_LATCHED_STS	No description provided for this bit field. 0: NO_INT_LATCHED 1: INTERRUPT_LATCHED

GPIO07_INT_PENDING_STS | 0x0000C619

Type:Read

Reset: 0x00000000

Debug: Pending is set if interrupt has been sent but not cleared.

Bits	Name	Description
0 : 0	GPIO_IN_PENDING_STS	No description provided for this bit field. 0: NO_INT_PENDING 1: INTERRUPT_PENDING

GPIO07_INT_MID_SEL | 0x0000C61A

Type:Read/Write

Reset: 0x00000000

Selects the MID that will receive the interrupt

Bits	Name	Description
1 : 0	INT_MID_SEL	No description provided for this bit field. 0: MID0 1: MID1 2: MID2 3: MID3

GPIO07_INT_PRIORITY | 0x0000C61B

Type:Read/Write

Reset: 0x00000000

SR=0 A=1

Bits	Name	Description
0 : 0	INT_PRIORITY	No description provided for this bit field. 0: SR 1: A

GPIO07_MODE_CTL | 0x0000C640

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
1 : 0	MODE	GPIO Mode: 0: Digital Input 1: Digital Output 2: Digital Input and Output 3: Analog Pass Through 0: DIG_IN 1: DIG_OUT 2: DIG_INOUT 3: ANA_PASS_THRU

GPIO07_DIG_VIN_CTL | 0x0000C641

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
2 : 0	VOLTAGE_SEL	Select Voltage source: 000 = VIN0 (refer to the objective spec.) 001 = VIN1 (refer to the objective spec.) 010 = Reserved 011 = Reserved 100 = Reserved 101 = Reserved 110 = Reserved 111 = Reserved (refer to the objective spec for the definition of VINx) (Voltage supply is for GPIO_MV only, GPIO_LV only has one voltage supply) 0: VIN0 1: VIN1 2: RESERVED2 3: RESERVED3 4: RESERVED4 5: RESERVED5 6: RESERVED6 7: RESERVED7

GPIO07_DIG_PULL_CTL | 0x0000C642

Type:Read/Write

Reset: 0x00000004

No description provided for this register.

Bits	Name	Description
2 : 0	PULLUP_SEL	Current source pulls: - 000 = pull-up 30uA constant - 001 = pull-up 1.5uA - 010 = pull-up 31.5uA constant - 011 = pull-up 1.5uA + 30uA boost - 100 = pull-down 10uA - 101 = no pull - 110 = Reserved - 111 = Reserved Pull up or pull down can only be enabled when master PU/PD is enabled. Pull is disabled when master enable is 0 regardless of this register's setting (see GPIO MDOS for more information of pull enable control) 0: PULLUP_30UA 1: PULLUP_1P5UA 2: PULLUP_31P5UA 3: PULLUP_1P5UA_30UA_BOOST 4: PULLDOWN_10UA 5: NO_PULL 6: RESERVED6 7: RESERVED7

GPIO07_DIG_OUT_DRV_CTL | 0x0000C645

Type:Read/Write

Reset: 0x00000001

No description provided for this register.

Bits	Name	Description
1 : 0	OUTPUT_DRV_SEL	Digital output buffer drive strength select: 00 = Reserved 01 = Low strength 10 = Medium strength 11 = High strength 0: RESERVED 1: LOW_STR 2: MED_STR 3: HIGH_STR

Bits	Name	Description
5 : 4	OUTPUT_TYPE	Digital output buffer type configuration 00= CMOS (drive high and low) 01= Open drain NMOS (only drive low, i.e. I2C, PMOS disabled) 10= Open drain PMOS (only drive high, NMOS disabled) 11= No Drive. Both PMOS and NMOS are disabled 0: CMOS 1: OPEN_DRAIN_NMOS 2: OPEN_DRAIN_PMOS 3: NO_DRIVE

GPIO07_EN_CTL | 0x0000C646

Type:Read/Write

Reset: 0x00000080

No description provided for this register.

Bits	Name	Description
7 : 7	PERPH_EN	GPIO Master Enable 0 = puts GPIO_PAD at high Z and disables the block 1 = GPIO is enabled 0: GPIO_DISABLED 1: GPIO_ENABLED

Module Name: GPIO08

Base Address: 0x0000C700

Register Quick Reference:

Register	Offset	Type
GPIO08_REVISION1	0x0000C700	Read
GPIO08_REVISION2	0x0000C701	Read
GPIO08_REVISION3	0x0000C702	Read
GPIO08_REVISION4	0x0000C703	Read
GPIO08_PERPH_TYPE	0x0000C704	Read
GPIO08_PERPH_SUBTYPE	0x0000C705	Read
GPIO08_STATUS1	0x0000C708	Read
GPIO08_INT_RT_STS	0x0000C710	Read
GPIO08_INT_SET_TYPE	0x0000C711	Read/Write
GPIO08_INT_POLARITY_HIGH	0x0000C712	Read/Write

Register	Offset	Type
GPIO08_INT_POLARITY_LOW	0x0000C713	Read/Write
GPIO08_INT_LATCHED_CLR	0x0000C714	Write
GPIO08_INT_EN_SET	0x0000C715	Read/Write
GPIO08_INT_EN_CLR	0x0000C716	Read/Write
GPIO08_INT_LATCHED_STS	0x0000C718	Read
GPIO08_INT_PENDING_STS	0x0000C719	Read
GPIO08_INT_MID_SEL	0x0000C71A	Read/Write
GPIO08_INT_PRIORITY	0x0000C71B	Read/Write
GPIO08_MODE_CTL	0x0000C740	Read/Write
GPIO08_DIG_VIN_CTL	0x0000C741	Read/Write
GPIO08_DIG_PULL_CTL	0x0000C742	Read/Write
GPIO08_DIG_OUT_DRV_CTL	0x0000C745	Read/Write
GPIO08_EN_CTL	0x0000C746	Read/Write

GPIO08_REVISION1 | 0x0000C700

Type:Read

Reset: 0x00000001

HW Version Register [7:0] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MINOR	This number is incremented for digital change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

GPIO08_REVISION2 | 0x0000C701

Type:Read

Reset: 0x00000002

HW Version Register [15:8] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MAJOR	This number is incremented when changes are made to the digital HW that are not backwards compatible with existing software.

GPIO08_REVISION3 | 0x0000C702

Type:Read

Reset: 0x00000001

HW Version Register [23:16]

Bits	Name	Description
7 : 0	ANA_MINOR	This number is incremented for analog change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

GPIO08_REVISION4 | 0x0000C703

Type:Read

Reset: 0x00000002

HW Version Register [31:24]

Bits	Name	Description
7 : 0	ANA_MAJOR	This number is incremented when changes are made to the analog HW that are not backwards compatible with existing software.

GPIO08_PERPH_TYPE | 0x0000C704

Type:Read

Reset: 0x00000010

Peripheral Type PMIC_CONSTANT

Bits	Name	Description
7 : 0	TYPE	No description provided for this bit field. 16: GPIO

GPIO08_PERPH_SUBTYPE | 0x0000C705**Type:**Read**Reset:** 0x00000011

Peripheral SubType

Bits	Name	Description
7 : 0	SUBTYPE	No description provided for this bit field. 16: GPIO_LV 17: GPIO_MV

GPIO08_STATUS1 | 0x0000C708**Type:**Read**Reset:** 0x00000000

Status Registers

Bits	Name	Description
0 : 0	GPIO_VAL	Value read by the input buffer, if enabled 0: GPIO_INPUT_LOW 1: GPIO_INPUT_HIGH
7 : 7	GPIO_OK	No description provided for this bit field. 0: GPIO_DISABLED 1: GPIO_ENABLED

GPIO08_INT_RT_STS | 0x0000C710**Type:**Read**Reset:** 0x00000000

Interrupt Real Time Status Bits

Bits	Name	Description
0 : 0	GPIO_IN_STS	No description provided for this bit field. 0: INT_RT_STATUS_LOW 1: INT_RT_STATUS_HIGH

GPIO08_INT_SET_TYPE | 0x0000C711

Type:Read/Write

Reset: 0x00000000

0 = use level trigger interrupts, 1 = use edge trigger interrupts

Bits	Name	Description
0 : 0	GPIO_IN_TYPE	No description provided for this bit field. 0: LEVEL 1: EDGE

GPIO08_INT_POLARITY_HIGH | 0x0000C712

Type:Read/Write

Reset: 0x00000000

1= Interrupt will trigger on a level high (rising edge) event, 0 = level high triggering is disabled

Bits	Name	Description
0 : 0	GPIO_IN_HIGH	No description provided for this bit field. 0: HIGH_TRIGGER_DISABLED 1: HIGH_TRIGGER_ENABLED

GPIO08_INT_POLARITY_LOW | 0x0000C713

Type:Read/Write

Reset: 0x00000000

1 = Interrupt will trigger on a level low (falling edge) event, 0 = level low triggering is disabled

Bits	Name	Description
0 : 0	GPIO_IN_LOW	No description provided for this bit field. 0: LOW_TRIGGER_DISABLED 1: LOW_TRIGGER_ENABLED

GPIO08_INT_LATCHED_CLR | 0x0000C714**Type:**Write**Reset:** 0x00000000

writing a 1 to this interrupt will rearm the interrupt when an interrupt is pending. It clears the internal sticky and sent bits

Bits	Name	Description
0 : 0	GPIO_IN_LATCHED_CLR	No description provided for this bit field.

GPIO08_INT_EN_SET | 0x0000C715**Type:**Read/Write**Reset:** 0x00000000

writing 0 to this register has no effect. Writing a 1 will enable the corresponding interrupt. Reading this register will readback enable status PMIC_SET_MASK

Bits	Name	Description
0 : 0	GPIO_IN_EN_SET	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED

GPIO08_INT_EN_CLR | 0x0000C716**Type:**Read/Write**Reset:** 0x00000000

writing 0 to this register has no effect. Writing a 1 will disable the corresponding interrupt. Reading this register will readback enable status PMIC_CLR_MASK=INT_EN_SET

Bits	Name	Description
0 : 0	GPIO_IN_EN_CLR	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED

GPIO08_INT_LATCHED_STS | 0x0000C718

Type:Read

Reset: 0x00000000

Debug: Latched (Sticky) Interrupt. 1 indicates that the interrupt has triggered. Once the latched bit is set it can only be cleared by writing the clear bit.

Bits	Name	Description
0 : 0	GPIO_IN_LATCHED_STS	No description provided for this bit field. 0: NO_INT_LATCHED 1: INTERRUPT_LATCHED

GPIO08_INT_PENDING_STS | 0x0000C719

Type:Read

Reset: 0x00000000

Debug: Pending is set if interrupt has been sent but not cleared.

Bits	Name	Description
0 : 0	GPIO_IN_PENDING_STS	No description provided for this bit field. 0: NO_INT_PENDING 1: INTERRUPT_PENDING

GPIO08_INT_MID_SEL | 0x0000C71A

Type:Read/Write

Reset: 0x00000000

Selects the MID that will receive the interrupt

Bits	Name	Description
1 : 0	INT_MID_SEL	No description provided for this bit field. 0: MID0 1: MID1 2: MID2 3: MID3

GPIO08_INT_PRIORITY | 0x0000C71B

Type:Read/Write

Reset: 0x00000000

SR=0 A=1

Bits	Name	Description
0 : 0	INT_PRIORITY	No description provided for this bit field. 0: SR 1: A

GPIO08_MODE_CTL | 0x0000C740

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
1 : 0	MODE	GPIO Mode: 0: Digital Input 1: Digital Output 2: Digital Input and Output 3: Analog Pass Through 0: DIG_IN 1: DIG_OUT 2: DIG_INOUT 3: ANA_PASS_THRU

GPIO08_DIG_VIN_CTL | 0x0000C741

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
2 : 0	VOLTAGE_SEL	Select Voltage source: 000 = VIN0 (refer to the objective spec.) 001 = VIN1 (refer to the objective spec.) 010 = Reserved 011 = Reserved 100 = Reserved 101 = Reserved 110 = Reserved 111 = Reserved (refer to the objective spec for the definition of VINx) (Voltage supply is for GPIO_MV only, GPIO_LV only has one voltage supply) 0: VIN0 1: VIN1 2: RESERVED2 3: RESERVED3 4: RESERVED4 5: RESERVED5 6: RESERVED6 7: RESERVED7

GPIO08_DIG_PULL_CTL | 0x0000C742

Type:Read/Write

Reset: 0x00000004

No description provided for this register.

Bits	Name	Description
2 : 0	PULLUP_SEL	Current source pulls: - 000 = pull-up 30uA constant - 001 = pull-up 1.5uA - 010 = pull-up 31.5uA constant - 011 = pull-up 1.5uA + 30uA boost - 100 = pull-down 10uA - 101 = no pull - 110 = Reserved - 111 = Reserved Pull up or pull down can only be enabled when master PU/PD is enabled. Pull is disabled when master enable is 0 regardless of this register's setting (see GPIO MDOS for more information of pull enable control) 0: PULLUP_30UA 1: PULLUP_1P5UA 2: PULLUP_31P5UA 3: PULLUP_1P5UA_30UA_BOOST 4: PULLDOWN_10UA 5: NO_PULL 6: RESERVED6 7: RESERVED7

GPIO08_DIG_OUT_DRV_CTL | 0x0000C745

Type:Read/Write

Reset: 0x00000001

No description provided for this register.

Bits	Name	Description
1 : 0	OUTPUT_DRV_SEL	Digital output buffer drive strength select: 00 = Reserved 01 = Low strength 10 = Medium strength 11 = High strength 0: RESERVED 1: LOW_STR 2: MED_STR 3: HIGH_STR

Bits	Name	Description
5 : 4	OUTPUT_TYPE	Digital output buffer type configuration 00= CMOS (drive high and low) 01= Open drain NMOS (only drive low, i.e. I2C, PMOS disabled) 10= Open drain PMOS (only drive high, NMOS disabled) 11= No Drive. Both PMOS and NMOS are disabled 0: CMOS 1: OPEN_DRAIN_NMOS 2: OPEN_DRAIN_PMO5 3: NO_DRIVE

GPIO08_EN_CTL | 0x0000C746

Type:Read/Write

Reset: 0x00000080

No description provided for this register.

Bits	Name	Description
7 : 7	PERPH_EN	GPIO Master Enable 0 = puts GPIO_PAD at high Z and disables the block 1 = GPIO is enabled 0: GPIO_DISABLED 1: GPIO_ENABLED

Module Name: SCHG_P_DC

Base Address: 0x00001400

Register Quick Reference:

Register	Offset	Type
SCHG_P_DC_PERPH_TYPE	0x00001404	Read
SCHG_P_DC_PERPH_SUBTYPE	0x00001405	Read
SCHG_P_DC_DCIN_INPUT_STATUS	0x00001406	Read
SCHG_P_DC_INT_RT_STS	0x00001410	Read
SCHG_P_DC_INT_SET_TYPE	0x00001411	Read
SCHG_P_DC_INT_POLARITY_HIGH	0x00001412	Read
SCHG_P_DC_INT_POLARITY_LOW	0x00001413	Read/Write
SCHG_P_DC_INT_LATCHED_CLR	0x00001414	Write
SCHG_P_DC_INT_EN_SET	0x00001415	Read/Write
SCHG_P_DC_INT_EN_CLR	0x00001416	Read/Write

Register	Offset	Type
SCHG_P_DC_INT_LATCHED_STS	0x00001418	Read
SCHG_P_DC_INT_PENDING_STS	0x00001419	Read
SCHG_P_DC_INT_MID_SEL	0x0000141A	Read/Write
SCHG_P_DC_INT_PRIORITY	0x0000141B	Read/Write
SCHG_P_DC_CMD_IL	0x00001440	Read/Write
SCHG_P_DC_CMD_REG_SEL	0x00001441	Read/Write
SCHG_P_DC_CMD_PULLDOWN	0x00001445	Read/Write
SCHG_P_DC_DCIN_ADAPTER_ALLOW_CFG	0x00001460	Read/Write
SCHG_P_DC_DCIN_OV_HICCUP_CFG	0x00001461	Read/Write
SCHG_P_DC_DCIN_LOAD_CFG	0x00001465	Read/Write
SCHG_P_DC_WIRELESS_CFG	0x00001466	Read/Write

SCHG_P_DC_PERPH_TYPE | 0x00001404

Type:Read

Reset: 0x00000002

PMIC_CONSTANT

Bits	Name	Description
7 : 0	TYPE	No description provided for this bit field.

SCHG_P_DC_PERPH_SUBTYPE | 0x00001405

Type:Read

Reset: 0x00000084

PMIC_CONSTANT

Bits	Name	Description
7 : 0	SUBTYPE	No description provided for this bit field.

SCHG_P_DC_DCIN_INPUT_STATUS | 0x00001406

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	DCIN_5V	5V Charger Detected at plug-in
1 : 1	DCIN_5V_TO_9V	5V to 9V Charger Detected at plug-in
2 : 2	DCIN_5V_TO_12V	5V to 12V Charger Detected at plug-in
3 : 3	DCIN_9V	9V Charger Detected at plug-in
4 : 4	DCIN_9V_TO_12V	9V to 12V Charger Detected at plug-in
5 : 5	DCIN_12V	12V Charger Detected at plug-in
6 : 6	DCIN_INPUT_STATUS_6	TBD - Reads 0
7 : 7	DCIN_INPUT_STATUS_7	TBD - Reads 0

SCHG_P_DC_INT_RT_STS | 0x00001410

Type:Read

Reset: 0x00000000

Interrupt Real Time Status Bits

Bits	Name	Description
0 : 0	DCIN_0_RT_STS	TBD
1 : 1	DCIN_VASHDN_RT_STS	Level signal. High when MID_CHG voltage is below the Auto-Shutdown threshold ($VSYS + \sim 130\text{mV}$); Low when it's above.,,,'
2 : 2	DCIN_UV_RT_STS	Level signal. High when MID_CHG voltage is below any of the Under-Voltage lockout threshold (VUVLO), Auto-Shutdown threshold ($VASHDN = VSYS + \sim 130\text{mV}$), or Reverse-current threshold ($VREVI = VSYS - \sim 130\text{mV}$); Low when it's above all of the three thresholds.
3 : 3	DCIN_OV_RT_STS	Level signal. High when the MID_CHG voltage is above the over-voltage lockout threshold (VOVLO); Low when it's below.,,,'
4 : 4	DCIN_PLUGIN_RT_STS	Level signal. Upon DC plug-in, goes High when the MID_CHG voltage is above all of the Under-Voltage lockout threshold (VUVLO), Auto-Shutdown threshold ($VASHDN = VSYS + \sim 130\text{mV}$), and Reverse-current threshold ($VREVI = VSYS - \sim 130\text{mV}$); Upon DC unplug, goes Low when DCIN_PON voltage is below V_T ($\sim 0.8\text{V}$).

Bits	Name	Description
5 : 5	DCIN_REVI_RT_STS	Level signal. High when MID_CHG voltage is below the Reverse-current threshold (VREVI = VSYS - ~130mV); Low when it's above.,,,'
6 : 6	DCIN_PON_RT_STS	The DCIN_PON pin (Input) is High/Low
7 : 7	DCIN_EN_RT_STS	The DCIN_EN pin (Output) is High/Low 0 = DCIN_EN Low 1 = DCIN_EN High

SCHG_P_DC_INT_SET_TYPE | 0x00001411

Type:Read

Reset: 0x000000FF

0 = use level trigger interrupts, 1 = use edge trigger interrupts

Bits	Name	Description
0 : 0	DCIN_0_TYPE	No description provided for this bit field.
1 : 1	DCIN_VASHDN_TYPE	No description provided for this bit field.
2 : 2	DCIN_UV_TYPE	No description provided for this bit field.
3 : 3	DCIN_OV_TYPE	No description provided for this bit field.
4 : 4	DCIN_PLUGIN_TYPE	No description provided for this bit field.
5 : 5	DCIN_REVI_TYPE	No description provided for this bit field.
6 : 6	DCIN_PON_TYPE	No description provided for this bit field.
7 : 7	DCIN_EN_TYPE	No description provided for this bit field.

SCHG_P_DC_INT_POLARITY_HIGH | 0x00001412

Type:Read

Reset: 0x000000FF

1= Interrupt will trigger on a level high (rising edge) event, 0 = level high triggering is disabled

Bits	Name	Description
0 : 0	DCIN_0_HIGH	No description provided for this bit field.
1 : 1	DCIN_VASHDN_HIGH	No description provided for this bit field.
2 : 2	DCIN_UV_HIGH	No description provided for this bit field.

Bits	Name	Description
3 : 3	DCIN_OV_HIGH	No description provided for this bit field.
4 : 4	DCIN_PLUGIN_HIGH	No description provided for this bit field.
5 : 5	DCIN_REVI_HIGH	No description provided for this bit field.
6 : 6	DCIN_PON_HIGH	No description provided for this bit field.
7 : 7	DCIN_EN_HIGH	No description provided for this bit field.

SCHG_P_DC_INT_POLARITY_LOW | 0x00001413

Type:Read/Write

Reset: 0x000000FF

'1' = Interrupt will trigger on a level low (falling edge) event, '0' = level low triggering is disabled

Bits	Name	Description
0 : 0	DCIN_0_LOW	No description provided for this bit field.
1 : 1	DCIN_VASHDN_LOW	No description provided for this bit field.
2 : 2	DCIN_UV_LOW	No description provided for this bit field.
3 : 3	DCIN_OV_LOW	No description provided for this bit field.
4 : 4	DCIN_PLUGIN_LOW	No description provided for this bit field.
5 : 5	DCIN_REVI_LOW	No description provided for this bit field.
6 : 6	DCIN_PON_LOW	No description provided for this bit field.
7 : 7	DCIN_EN_LOW	No description provided for this bit field.

SCHG_P_DC_INT_LATCHED_CLR | 0x00001414

Type:Write

Reset: 0x00000000

writing a '1' to this interrupt will rearm the interrupt when an interrupt is pending. It clears the internal sticky and sent bits

Bits	Name	Description
0 : 0	DCIN_0_LATCHED_CLR	No description provided for this bit field.
1 : 1	DCIN_VASHDN_LATCHED_CLR	No description provided for this bit field.

Bits	Name	Description
2 : 2	DCIN_UV_LATCHED_CLR	No description provided for this bit field.
3 : 3	DCIN_OV_LATCHED_CLR	No description provided for this bit field.
4 : 4	DCIN_PLUGIN_LATCHED_CLR	No description provided for this bit field.
5 : 5	DCIN_REVI_LATCHED_CLR	No description provided for this bit field.
6 : 6	DCIN_PON_LATCHED_CLR	No description provided for this bit field.
7 : 7	DCIN_EN_LATCHED_CLR	No description provided for this bit field.

SCHG_P_DC_INT_EN_SET | 0x00001415

Type:Read/Write

Reset: 0x00000000

writing '0' to this register has no effect. Writing a '1' will enable the corresponding interrupt. Reading this register will readback enable status PMIC_SET_MASK

Bits	Name	Description
0 : 0	DCIN_0_EN_SET	No description provided for this bit field.
1 : 1	DCIN_VASHDN_EN_SET	No description provided for this bit field.
2 : 2	DCIN_UV_EN_SET	No description provided for this bit field.
3 : 3	DCIN_OV_EN_SET	No description provided for this bit field.
4 : 4	DCIN_PLUGIN_EN_SET	No description provided for this bit field.
5 : 5	DCIN_REVI_EN_SET	No description provided for this bit field.
6 : 6	DCIN_PON_EN_SET	No description provided for this bit field.
7 : 7	DCIN_EN_EN_SET	No description provided for this bit field.

SCHG_P_DC_INT_EN_CLR | 0x00001416

Type:Read/Write

Reset: 0x00000000

writing '0' to this register has no effect. Writing a '1' will disable the corresponding interrupt. Reading this register will readback enable status PMIC_CLR_MASK=INT_EN_SET

Bits	Name	Description
0 : 0	DCIN_0_EN_CLR	No description provided for this bit field.
1 : 1	DCIN_VASHDN_EN_CLR	No description provided for this bit field.
2 : 2	DCIN_UV_EN_CLR	No description provided for this bit field.
3 : 3	DCIN_OV_EN_CLR	No description provided for this bit field.
4 : 4	DCIN_PLUGIN_EN_CLR	No description provided for this bit field.
5 : 5	DCIN_REVI_EN_CLR	No description provided for this bit field.
6 : 6	DCIN_PON_EN_CLR	No description provided for this bit field.
7 : 7	DCIN_EN_EN_CLR	No description provided for this bit field.

SCHG_P_DC_INT_LATCHED_STS | 0x00001418

Type:Read

Reset: 0x00000000

Debug: Latched (Sticky) Interrupt. '1' indicates that the interrupt has triggered. Once the latched bit is set it can only be cleared by writing the clear bit.

Bits	Name	Description
0 : 0	DCIN_0_LATCHED_STS	No description provided for this bit field.
1 : 1	DCIN_VASHDN_LATCHED_STS	No description provided for this bit field.
2 : 2	DCIN_UV_LATCHED_STS	No description provided for this bit field.
3 : 3	DCIN_OV_LATCHED_STS	No description provided for this bit field.
4 : 4	DCIN_PLUGIN_LATCHED_STS	No description provided for this bit field.
5 : 5	DCIN_REVI_LATCHED_STS	No description provided for this bit field.
6 : 6	DCIN_PON_LATCHED_STS	No description provided for this bit field.
7 : 7	DCIN_EN_LATCHED_STS	No description provided for this bit field.

SCHG_P_DC_INT_PENDING_STS | 0x00001419

Type:Read

Reset: 0x00000000

Debug: Pending is set if interrupt has been sent but not cleared.

Bits	Name	Description
0 : 0	DCIN_0_PENDING_STS	No description provided for this bit field.
1 : 1	DCIN_VASHDN_PENDING_STS	No description provided for this bit field.
2 : 2	DCIN_UV_PENDING_STS	No description provided for this bit field.
3 : 3	DCIN_OV_PENDING_STS	No description provided for this bit field.
4 : 4	DCIN_PLUGIN_PENDING_STS	No description provided for this bit field.
5 : 5	DCIN_REVI_PENDING_STS	No description provided for this bit field.
6 : 6	DCIN_PON_PENDING_STS	No description provided for this bit field.
7 : 7	DCIN_EN_PENDING_STS	No description provided for this bit field.

SCHG_P_DC_INT_MID_SEL | 0x0000141A

Type:Read/Write

Reset: 0x00000000

Selects the MID that will receive the interrupt

Bits	Name	Description
1 : 0	INT_MID_SEL	No description provided for this bit field.

SCHG_P_DC_INT_PRIORITY | 0x0000141B

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	INT_PRIORITY	No description provided for this bit field.

SCHG_P_DC_CMD_IL | 0x00001440

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	DCIN_SUSPEND	DCIN Suspend: 0 = Normal 1 = Suspend
1 : 1	DC_IN_EN_OVERRIDE	Enable for DC_IN_EN Override 0 = Normal 1 = Overrides DC_IN_EN output with DC_IN_EN_VALUE
2 : 2	DC_IN_EN_VALUE	DC_IN_EN Value during Override 0 = DC_IN_EN low if DC_IN_EN_OVERRIDE = 1 1 = DC_IN_EN high if DC_IN_EN_OVERRIDE = 1

SCHG_P_DC_CMD_REG_SEL | 0x00001441

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	DCIN_REG_OVERRIDE_EN	Enable for DCIN regulation mode Override 0 = Normal: - PSNS regulation if VPSNS < VPSNS_THR (1.7V) - VMID regulation if VPSNS > VPSNS_THR (1.65V) 1 = Overrides DCIN regulation mode with DCIN_REG_OVERRIDE_VAL
1 : 1	DCIN_REG_OVERRIDE_VAL	Selects DCIN regulation mode during Override 0 = PSNS Regulation 1 = VMID Regulation

SCHG_P_DC_CMD_PULLDOWN | 0x00001445

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	EN_PULLDOWN_DC_IN	Enable for DCIN_PON 10mA pull-down: 0 = Automatically controlled by HW 1 = Forced On
1 : 1	EN_PULLDOWN_DC_MID	Enable for DCIN_MID (MID_CHG?) 10mA pull-down: 0 = Automatically controlled by HW 1 = Forced On

SCHG_P_DC_DCIN_ADAPTER_ALLOW_CFG | 0x00001460

Type:Read/Write

Reset: 0x0000000C

PMIC_FTRIM

Bits	Name	Description
3 : 0	DCIN_ADAPTER_ALLOW	DCIN Adapter Allowance: 0000 = 5V 0010 = 9V 0011 = 5V, 9V 0100 = 12V 0101 = 5V, 12V 0110 = 9V - 12V 0111 = 5V, 9V - 12V 1000 = 5V - 9V 1100 = 5V - 12V 0: DCIN_ADAPTER_ALLOW_5V 2: DCIN_ADAPTER_ALLOW_9V 3: DCIN_ADAPTER_ALLOW_5V_OR_9V 4: DCIN_ADAPTER_ALLOW_12V 5: DCIN_ADAPTER_ALLOW_5V_OR_12V 6: DCIN_ADAPTER_ALLOW_9V_TO_12V 7: DCIN_ADAPTER_ALLOW_5V_OR_9V_TO_12V 8: DCIN_ADAPTER_ALLOW_5V_TO_9V 12: DCIN_ADAPTER_ALLOW_5V_TO_12V

SCHG_P_DC_DCIN_OV_HICCUP_CFG | 0x00001461

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
0 : 0	DCIN_OVLO_HICCUP_ENABLE	DCIN OVLO Hiccup 0 = Disabled - normal falling edge deglitch on OVLO (100ms) 1 = Enabled - hiccup mode enabled - programmable falling edge deglitch on OVLO
2 : 1	DCIN_OVLO_HICCUP_TIME_CFG	DCIN OVLO Falling Edge Deglitch Time (after 4 100ms FE DG have occurred) 00 = 1s 01 = 2s 10 = 5s 11 = 10s

SCHG_P_DC_DCIN_LOAD_CFG | 0x00001465

Type:Read/Write

Reset: 0x000000A0

PMIC_FTRIM

Bits	Name	Description
4 : 0	DCIN_LOAD_CFG_4_0	Reserved
5 : 5	INPUT_MISS_POLL_EN	DC Input missing poller function 0 = Disabled 1 = Enabled 0: DC_INPUT_MISSING_POLLER_DIS 1: DC_INPUT_MISSING_POLLER_EN
6 : 6	DCIN_LOAD_CFG_6	Reserved
7 : 7	DCIN_OV_CH_LOAD_OPTION	DCIN path on USBIN OV: 0 = Do not disable DCIN path on USBIN OV 1 = Disable DCIN path on USBIN OV 0: DO_NOT_DISABLE_DCIN_PATH_ON_USBIN_OV 1: DISABLE_DCIN_PATH_ON_USBIN_OV

SCHG_P_DC_WIRELESS_CFG | 0x00001466

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
0 : 0	DC_IN_EN_POLARITY	DC_IN_EN Polarity 0 = Active High 1 = Active Low
1 : 1	SUSPEND_DISABLES_DC_IN_EN	DC_IN_EN Pin during DCIN Suspend 0 = No effect 1 = Disabled
3 : 2	DC_IN_OFF_CFG	Deglitch of DC_IN_EN re-enable conditions: 00 = 100ms 01 = 200ms 10 = 500ms 11 = 1000ms
6 : 4	DCIN_PON_DG_CFG	Falling Edge DG of DCIN_PON (filters A4WP beaconing) 000 = 0.65s 001 = 1.30s 010 = 1.95s 011 = 2.60s 100 = 3.25s 101 = 3.90s 110 = 4.55s 111 = 5.20s

Module Name: GPIO11

Base Address: 0x0000CA00

Register Quick Reference:

Register	Offset	Type
GPIO11_REVISION1	0x0000CA00	Read
GPIO11_REVISION2	0x0000CA01	Read
GPIO11_REVISION3	0x0000CA02	Read
GPIO11_REVISION4	0x0000CA03	Read
GPIO11_PERPH_TYPE	0x0000CA04	Read
GPIO11_PERPH_SUBTYPE	0x0000CA05	Read
GPIO11_STATUS1	0x0000CA08	Read
GPIO11_INT_RT_STS	0x0000CA10	Read
GPIO11_INT_SET_TYPE	0x0000CA11	Read/Write
GPIO11_INT_POLARITY_HIGH	0x0000CA12	Read/Write
GPIO11_INT_POLARITY_LOW	0x0000CA13	Read/Write
GPIO11_INT_LATCHED_CLR	0x0000CA14	Write
GPIO11_INT_EN_SET	0x0000CA15	Read/Write

Register	Offset	Type
GPIO11_INT_EN_CLR	0x0000CA16	Read/Write
GPIO11_INT_LATCHED_STS	0x0000CA18	Read
GPIO11_INT_PENDING_STS	0x0000CA19	Read
GPIO11_INT_MID_SEL	0x0000CA1A	Read/Write
GPIO11_INT_PRIORITY	0x0000CA1B	Read/Write
GPIO11_MODE_CTL	0x0000CA40	Read/Write
GPIO11_DIG_VIN_CTL	0x0000CA41	Read/Write
GPIO11_DIG_PULL_CTL	0x0000CA42	Read/Write
GPIO11_DIG_OUT_DRV_CTL	0x0000CA45	Read/Write
GPIO11_EN_CTL	0x0000CA46	Read/Write

GPIO11_REVISION1 | 0x0000CA00

Type:Read

Reset: 0x00000001

HW Version Register [7:0] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MINOR	This number is incremented for digital change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

GPIO11_REVISION2 | 0x0000CA01

Type:Read

Reset: 0x00000002

HW Version Register [15:8] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MAJOR	This number is incremented when changes are made to the digital HW that are not backwards compatible with existing software.

GPIO11_REVISION3 | 0x0000CA02

Type:Read

Reset: 0x00000000

HW Version Register [23:16]

Bits	Name	Description
7 : 0	ANA_MINOR	This number is incremented for analog change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

GPIO11_REVISION4 | 0x0000CA03

Type:Read

Reset: 0x00000002

HW Version Register [31:24]

Bits	Name	Description
7 : 0	ANA_MAJOR	This number is incremented when changes are made to the analog HW that are not backwards compatible with existing software.

GPIO11_PERPH_TYPE | 0x0000CA04

Type:Read

Reset: 0x00000010

Peripheral Type PMIC_CONSTANT

Bits	Name	Description
7 : 0	TYPE	No description provided for this bit field. 16: GPIO

GPIO11_PERPH_SUBTYPE | 0x0000CA05

Type:Read

Reset: 0x00000010

Peripheral SubType

Bits	Name	Description
7 : 0	SUBTYPE	No description provided for this bit field. 16: GPIO_LV 17: GPIO_MV

GPIO11_STATUS1 | 0x0000CA08

Type:Read

Reset: 0x00000000

Status Registers

Bits	Name	Description
0 : 0	GPIO_VAL	Value read by the input buffer, if enabled 0: GPIO_INPUT_LOW 1: GPIO_INPUT_HIGH
7 : 7	GPIO_OK	No description provided for this bit field. 0: GPIO_DISABLED 1: GPIO_ENABLED

GPIO11_INT_RT_STS | 0x0000CA10

Type:Read

Reset: 0x00000000

Interrupt Real Time Status Bits

Bits	Name	Description
0 : 0	GPIO_IN_STS	No description provided for this bit field. 0: INT_RT_STATUS_LOW 1: INT_RT_STATUS_HIGH

GPIO11_INT_SET_TYPE | 0x0000CA11

Type:Read/Write

Reset: 0x00000000

0 = use level trigger interrupts, 1 = use edge trigger interrupts

Bits	Name	Description
0 : 0	GPIO_IN_TYPE	No description provided for this bit field. 0: LEVEL 1: EDGE

GPIO11_INT_POLARITY_HIGH | 0x0000CA12

Type:Read/Write

Reset: 0x00000000

1= Interrupt will trigger on a level high (rising edge) event, 0 = level high triggering is disabled

Bits	Name	Description
0 : 0	GPIO_IN_HIGH	No description provided for this bit field. 0: HIGH_TRIGGER_DISABLED 1: HIGH_TRIGGER_ENABLED

GPIO11_INT_POLARITY_LOW | 0x0000CA13

Type:Read/Write

Reset: 0x00000000

1 = Interrupt will trigger on a level low (falling edge) event, 0 = level low triggering is disabled

Bits	Name	Description
0 : 0	GPIO_IN_LOW	No description provided for this bit field. 0: LOW_TRIGGER_DISABLED 1: LOW_TRIGGER_ENABLED

GPIO11_INT_LATCHED_CLR | 0x0000CA14

Type:Write

Reset: 0x00000000

writing a 1 to this interrupt will rearm the interrupt when an interrupt is pending. It clears the internal sticky and sent bits

Bits	Name	Description
0 : 0	GPIO_IN_LATCHED_CLR	No description provided for this bit field.

GPIO11_INT_EN_SET | 0x0000CA15

Type:Read/Write

Reset: 0x00000000

writing 0 to this register has no effect. Writing a 1 will enable the corresponding interrupt. Reading this register will readback enable status PMIC_SET_MASK

Bits	Name	Description
0 : 0	GPIO_IN_EN_SET	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED

GPIO11_INT_EN_CLR | 0x0000CA16

Type:Read/Write

Reset: 0x00000000

writing 0 to this register has no effect. Writing a 1 will disable the corresponding interrupt. Reading this register will readback enable status PMIC_CLR_MASK=INT_EN_SET

Bits	Name	Description
0 : 0	GPIO_IN_EN_CLR	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED

GPIO11_INT_LATCHED_STS | 0x0000CA18

Type:Read

Reset: 0x00000000

Debug: Latched (Sticky) Interrupt. 1 indicates that the interrupt has triggered. Once the latched bit is set it can only be cleared by writing the clear bit.

Bits	Name	Description
0 : 0	GPIO_IN_LATCHED_STS	No description provided for this bit field. 0: NO_INT_LATCHED 1: INTERRUPT_LATCHED

GPIO11_INT_PENDING_STS | 0x0000CA19

Type:Read

Reset: 0x00000000

Debug: Pending is set if interrupt has been sent but not cleared.

Bits	Name	Description
0 : 0	GPIO_IN_PENDING_STS	No description provided for this bit field. 0: NO_INT_PENDING 1: INTERRUPT_PENDING

GPIO11_INT_MID_SEL | 0x0000CA1A

Type:Read/Write

Reset: 0x00000000

Selects the MID that will receive the interrupt

Bits	Name	Description
1 : 0	INT_MID_SEL	No description provided for this bit field. 0: MID0 1: MID1 2: MID2 3: MID3

GPIO11_INT_PRIORITY | 0x0000CA1B

Type:Read/Write

Reset: 0x00000000

SR=0 A=1

Bits	Name	Description
0 : 0	INT_PRIORITY	No description provided for this bit field. 0: SR 1: A

GPIO11_MODE_CTL | 0x0000CA40

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
1 : 0	MODE	GPIO Mode: 0: Digital Input 1: Digital Output 2: Digital Input and Output 3: Analog Pass Through 0: DIG_IN 1: DIG_OUT 2: DIG_INOUT 3: ANA_PASS_THRU

GPIO11_DIG_VIN_CTL | 0x0000CA41

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
2 : 0	VOLTAGE_SEL	Select Voltage source: 000 = VIN0 (refer to the objective spec.) 001 = VIN1 (refer to the objective spec.) 010 = Reserved 011 = Reserved 100 = Reserved 101 = Reserved 110 = Reserved 111 = Reserved (refer to the objective spec for the definition of VINx) (Voltage supply is for GPIO_MV only, GPIO_LV only has one voltage supply) 0: VIN0 1: VIN1 2: RESERVED2 3: RESERVED3 4: RESERVED4 5: RESERVED5 6: RESERVED6 7: RESERVED7

GPIO11_DIG_PULL_CTL | 0x0000CA42

Type:Read/Write

Reset: 0x00000004

No description provided for this register.

Bits	Name	Description
2 : 0	PULLUP_SEL	Current source pulls: - 000 = pull-up 30uA constant - 001 = pull-up 1.5uA - 010 = pull-up 31.5uA constant - 011 = pull-up 1.5uA + 30uA boost - 100 = pull-down 10uA - 101 = no pull - 110 = Reserved - 111 = Reserved Pull up or pull down can only be enabled when master PU/PD is enabled. Pull is disabled when master enable is 0 regardless of this register's setting (see GPIO MDOS for more information of pull enable control) 0: PULLUP_30UA 1: PULLUP_1P5UA 2: PULLUP_31P5UA 3: PULLUP_1P5UA_30UA_BOOST 4: PULLDOWN_10UA 5: NO_PULL 6: RESERVED6 7: RESERVED7

GPIO11_DIG_OUT_DRV_CTL | 0x0000CA45

Type:Read/Write

Reset: 0x00000001

No description provided for this register.

Bits	Name	Description
1 : 0	OUTPUT_DRV_SEL	Digital output buffer drive strength select: 00 = Reserved 01 = Low strength 10 = Medium strength 11 = High strength 0: RESERVED 1: LOW_STR 2: MED_STR 3: HIGH_STR

Bits	Name	Description
5 : 4	OUTPUT_TYPE	Digital output buffer type configuration 00= CMOS (drive high and low) 01= Open drain NMOS (only drive low, i.e. I2C, PMOS disabled) 10= Open drain PMOS (only drive high, NMOS disabled) 11= No Drive. Both PMOS and NMOS are disabled 0: CMOS 1: OPEN_DRAIN_NMOS 2: OPEN_DRAIN_PMO5 3: NO_DRIVE

GPIO11_EN_CTL | 0x0000CA46

Type:Read/Write

Reset: 0x00000080

No description provided for this register.

Bits	Name	Description
7 : 7	PERPH_EN	GPIO Master Enable 0 = puts GPIO_PAD at high Z and disables the block 1 = GPIO is enabled 0: GPIO_DISABLED 1: GPIO_ENABLED

Module Name: GPIO12

Base Address: 0x0000CB00

Register Quick Reference:

Register	Offset	Type
GPIO12_REVISION1	0x0000CB00	Read
GPIO12_REVISION2	0x0000CB01	Read
GPIO12_REVISION3	0x0000CB02	Read
GPIO12_REVISION4	0x0000CB03	Read
GPIO12_PERPH_TYPE	0x0000CB04	Read
GPIO12_PERPH_SUBTYPE	0x0000CB05	Read
GPIO12_STATUS1	0x0000CB08	Read
GPIO12_INT_RT_STS	0x0000CB10	Read
GPIO12_INT_SET_TYPE	0x0000CB11	Read/Write
GPIO12_INT_POLARITY_HIGH	0x0000CB12	Read/Write

Register	Offset	Type
GPIO12_INT_POLARITY_LOW	0x0000CB13	Read/Write
GPIO12_INT_LATCHED_CLR	0x0000CB14	Write
GPIO12_INT_EN_SET	0x0000CB15	Read/Write
GPIO12_INT_EN_CLR	0x0000CB16	Read/Write
GPIO12_INT_LATCHED_STS	0x0000CB18	Read
GPIO12_INT_PENDING_STS	0x0000CB19	Read
GPIO12_INT_MID_SEL	0x0000CB1A	Read/Write
GPIO12_INT_PRIORITY	0x0000CB1B	Read/Write
GPIO12_MODE_CTL	0x0000CB40	Read/Write
GPIO12_DIG_VIN_CTL	0x0000CB41	Read/Write
GPIO12_DIG_PULL_CTL	0x0000CB42	Read/Write
GPIO12_DIG_OUT_DRV_CTL	0x0000CB45	Read/Write
GPIO12_EN_CTL	0x0000CB46	Read/Write

GPIO12_REVISION1 | 0x0000CB00

Type:Read

Reset: 0x00000001

HW Version Register [7:0] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MINOR	This number is incremented for digital change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

GPIO12_REVISION2 | 0x0000CB01

Type:Read

Reset: 0x00000002

HW Version Register [15:8] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MAJOR	This number is incremented when changes are made to the digital HW that are not backwards compatible with existing software.

GPIO12_REVISION3 | 0x0000CB02

Type:Read

Reset: 0x00000000

HW Version Register [23:16]

Bits	Name	Description
7 : 0	ANA_MINOR	This number is incremented for analog change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

GPIO12_REVISION4 | 0x0000CB03

Type:Read

Reset: 0x00000002

HW Version Register [31:24]

Bits	Name	Description
7 : 0	ANA_MAJOR	This number is incremented when changes are made to the analog HW that are not backwards compatible with existing software.

GPIO12_PERPH_TYPE | 0x0000CB04

Type:Read

Reset: 0x00000010

Peripheral Type PMIC_CONSTANT

Bits	Name	Description
7 : 0	TYPE	No description provided for this bit field. 16: GPIO

GPIO12_PERPH_SUBTYPE | 0x0000CB05**Type:**Read**Reset:** 0x00000010

Peripheral SubType

Bits	Name	Description
7 : 0	SUBTYPE	No description provided for this bit field. 16: GPIO_LV 17: GPIO_MV

GPIO12_STATUS1 | 0x0000CB08**Type:**Read**Reset:** 0x00000000

Status Registers

Bits	Name	Description
0 : 0	GPIO_VAL	Value read by the input buffer, if enabled 0: GPIO_INPUT_LOW 1: GPIO_INPUT_HIGH
7 : 7	GPIO_OK	No description provided for this bit field. 0: GPIO_DISABLED 1: GPIO_ENABLED

GPIO12_INT_RT_STS | 0x0000CB10**Type:**Read**Reset:** 0x00000000

Interrupt Real Time Status Bits

Bits	Name	Description
0 : 0	GPIO_IN_STS	No description provided for this bit field. 0: INT_RT_STATUS_LOW 1: INT_RT_STATUS_HIGH

GPIO12_INT_SET_TYPE | 0x0000CB11

Type:Read/Write

Reset: 0x00000000

0 = use level trigger interrupts, 1 = use edge trigger interrupts

Bits	Name	Description
0 : 0	GPIO_IN_TYPE	No description provided for this bit field. 0: LEVEL 1: EDGE

GPIO12_INT_POLARITY_HIGH | 0x0000CB12

Type:Read/Write

Reset: 0x00000000

1= Interrupt will trigger on a level high (rising edge) event, 0 = level high triggering is disabled

Bits	Name	Description
0 : 0	GPIO_IN_HIGH	No description provided for this bit field. 0: HIGH_TRIGGER_DISABLED 1: HIGH_TRIGGER_ENABLED

GPIO12_INT_POLARITY_LOW | 0x0000CB13

Type:Read/Write

Reset: 0x00000000

1 = Interrupt will trigger on a level low (falling edge) event, 0 = level low triggering is disabled

Bits	Name	Description
0 : 0	GPIO_IN_LOW	No description provided for this bit field. 0: LOW_TRIGGER_DISABLED 1: LOW_TRIGGER_ENABLED

GPIO12_INT_LATCHED_CLR | 0x0000CB14

Type:Write

Reset: 0x00000000

writing a 1 to this interrupt will rearm the interrupt when an interrupt is pending. It clears the internal sticky and sent bits

Bits	Name	Description
0 : 0	GPIO_IN_LATCHED_CLR	No description provided for this bit field.

GPIO12_INT_EN_SET | 0x0000CB15

Type:Read/Write

Reset: 0x00000000

writing 0 to this register has no effect. Writing a 1 will enable the corresponding interrupt. Reading this register will readback enable status PMIC_SET_MASK

Bits	Name	Description
0 : 0	GPIO_IN_EN_SET	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED

GPIO12_INT_EN_CLR | 0x0000CB16

Type:Read/Write

Reset: 0x00000000

writing 0 to this register has no effect. Writing a 1 will disable the corresponding interrupt. Reading this register will readback enable status PMIC_CLR_MASK=INT_EN_SET

Bits	Name	Description
0 : 0	GPIO_IN_EN_CLR	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED

GPIO12_INT_LATCHED_STS | 0x0000CB18

Type:Read

Reset: 0x00000000

Debug: Latched (Sticky) Interrupt. 1 indicates that the interrupt has triggered. Once the latched bit is set it can only be cleared by writing the clear bit.

Bits	Name	Description
0 : 0	GPIO_IN_LATCHED_STS	No description provided for this bit field. 0: NO_INT_LATCHED 1: INTERRUPT_LATCHED

GPIO12_INT_PENDING_STS | 0x0000CB19

Type:Read

Reset: 0x00000000

Debug: Pending is set if interrupt has been sent but not cleared.

Bits	Name	Description
0 : 0	GPIO_IN_PENDING_STS	No description provided for this bit field. 0: NO_INT_PENDING 1: INTERRUPT_PENDING

GPIO12_INT_MID_SEL | 0x0000CB1A

Type:Read/Write

Reset: 0x00000000

Selects the MID that will receive the interrupt

Bits	Name	Description
1 : 0	INT_MID_SEL	No description provided for this bit field. 0: MID0 1: MID1 2: MID2 3: MID3

GPIO12_INT_PRIORITY | 0x0000CB1B

Type:Read/Write

Reset: 0x00000000

SR=0 A=1

Bits	Name	Description
0 : 0	INT_PRIORITY	No description provided for this bit field. 0: SR 1: A

GPIO12_MODE_CTL | 0x0000CB40

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
1 : 0	MODE	GPIO Mode: 0: Digital Input 1: Digital Output 2: Digital Input and Output 3: Analog Pass Through 0: DIG_IN 1: DIG_OUT 2: DIG_INOUT 3: ANA_PASS_THRU

GPIO12_DIG_VIN_CTL | 0x0000CB41

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
2 : 0	VOLTAGE_SEL	Select Voltage source: 000 = VIN0 (refer to the objective spec.) 001 = VIN1 (refer to the objective spec.) 010 = Reserved 011 = Reserved 100 = Reserved 101 = Reserved 110 = Reserved 111 = Reserved (refer to the objective spec for the definition of VINx) (Voltage supply is for GPIO_MV only, GPIO_LV only has one voltage supply) 0: VIN0 1: VIN1 2: RESERVED2 3: RESERVED3 4: RESERVED4 5: RESERVED5 6: RESERVED6 7: RESERVED7

GPIO12_DIG_PULL_CTL | 0x0000CB42

Type:Read/Write

Reset: 0x00000004

No description provided for this register.

Bits	Name	Description
2 : 0	PULLUP_SEL	Current source pulls: - 000 = pull-up 30uA constant - 001 = pull-up 1.5uA - 010 = pull-up 31.5uA constant - 011 = pull-up 1.5uA + 30uA boost - 100 = pull-down 10uA - 101 = no pull - 110 = Reserved - 111 = Reserved Pull up or pull down can only be enabled when master PU/PD is enabled. Pull is disabled when master enable is 0 regardless of this register's setting (see GPIO MDOS for more information of pull enable control) 0: PULLUP_30UA 1: PULLUP_1P5UA 2: PULLUP_31P5UA 3: PULLUP_1P5UA_30UA_BOOST 4: PULLDOWN_10UA 5: NO_PULL 6: RESERVED6 7: RESERVED7

GPIO12_DIG_OUT_DRV_CTL | 0x0000CB45

Type:Read/Write

Reset: 0x00000001

No description provided for this register.

Bits	Name	Description
1 : 0	OUTPUT_DRV_SEL	Digital output buffer drive strength select: 00 = Reserved 01 = Low strength 10 = Medium strength 11 = High strength 0: RESERVED 1: LOW_STR 2: MED_STR 3: HIGH_STR

Bits	Name	Description
5 : 4	OUTPUT_TYPE	Digital output buffer type configuration 00= CMOS (drive high and low) 01= Open drain NMOS (only drive low, i.e. I2C, PMOS disabled) 10= Open drain PMOS (only drive high, NMOS disabled) 11= No Drive. Both PMOS and NMOS are disabled 0: CMOS 1: OPEN_DRAIN_NMOS 2: OPEN_DRAIN_PMOS 3: NO_DRIVE

GPIO12_EN_CTL | 0x0000CB46

Type:Read/Write

Reset: 0x00000080

No description provided for this register.

Bits	Name	Description
7 : 7	PERPH_EN	GPIO Master Enable 0 = puts GPIO_PAD at high Z and disables the block 1 = GPIO is enabled 0: GPIO_DISABLED 1: GPIO_ENABLED

Module Name: SCHG_P_TYPEC

Base Address: 0x00001500

Register Quick Reference:

Register	Offset	Type
SCHG_P_TYPEC_PERPH_TYPE	0x00001504	Read
SCHG_P_TYPEC_PERPH_SUBTYPE	0x00001505	Read
SCHG_P_TYPEC_TYPE_C_SNK_STATUS	0x00001506	Read
SCHG_P_TYPEC_TYPE_C_SNK_DEBUG_ACCESS_STATUS	0x00001507	Read
SCHG_P_TYPEC_TYPE_C_SRC_STATUS	0x00001508	Read
SCHG_P_TYPEC_TYPE_C_STATE_MACHINE_STATUS	0x00001509	Read
SCHG_P_TYPEC_TYPE_C_SENSOR_SM_STATUS	0x0000150A	Read
SCHG_P_TYPEC_TYPE_C_MISC_STATUS	0x0000150B	Read
SCHG_P_TYPEC_TYPE_C_LEGACY_CABLE_STATUS	0x0000150D	Read
SCHG_P_TYPEC_TYPE_C_CC_STATUS	0x0000150E	Read

Register	Offset	Type
SCHG_P_TYPEC_U_USB_STATUS	0x0000150F	Read
SCHG_P_TYPEC_INT_RT_STS	0x00001510	Read
SCHG_P_TYPEC_INT_SET_TYPE	0x00001511	Read
SCHG_P_TYPEC_INT_POLARITY_HIGH	0x00001512	Read
SCHG_P_TYPEC_INT_POLARITY_LOW	0x00001513	Read/Write
SCHG_P_TYPEC_INT_LATCHED_CLR	0x00001514	Write
SCHG_P_TYPEC_INT_EN_SET	0x00001515	Read/Write
SCHG_P_TYPEC_INT_EN_CLR	0x00001516	Read/Write
SCHG_P_TYPEC_INT_LATCHED_STS	0x00001518	Read
SCHG_P_TYPEC_INT_PENDING_STS	0x00001519	Read
SCHG_P_TYPEC_INT_MID_SEL	0x0000151A	Read/Write
SCHG_P_TYPEC_INT_PRIORITY	0x0000151B	Read/Write
SCHG_P_TYPEC_TYPE_C_ONE_TIME_EXIT_CONTROL	0x00001542	Write
SCHG_P_TYPEC_TYPE_C_MODE_CFG	0x00001544	Read/Write
SCHG_P_TYPEC_TYPE_C_VCONN_CONTROL	0x00001546	Read/Write
SCHG_P_TYPEC_TYPE_C_CCOUT_CONTROL	0x00001548	Read/Write
SCHG_P_TYPEC_TYPE_C_DEBUG_ACCESS_SNK_CFG	0x0000154A	Read/Write
SCHG_P_TYPEC_TYPE_C_CRUDE_SENSOR_CFG	0x0000154E	Read/Write
SCHG_P_TYPEC_TYPE_C_EXIT_STATE_CFG	0x00001550	Read/Write
SCHG_P_TYPEC_TYPE_C_TCCDEBOUNCE_CFG	0x00001554	Read/Write
SCHG_P_TYPEC_TYPE_C_TPDDEBOUNCE_CFG	0x00001556	Read/Write
SCHG_P_TYPEC_TYPE_C_TDRPTRY_CFG	0x00001557	Read/Write
SCHG_P_TYPEC_TYPE_C_TTRYTIMEOUT_CFG	0x00001558	Read/Write
SCHG_P_TYPEC_TYPE_C_LEGACY_CABLE_CFG	0x0000155A	Read/Write
SCHG_P_TYPEC_TYPE_C_INTERRUPT_EN_CFG_1	0x0000155E	Read/Write
SCHG_P_TYPEC_TYPE_C_INTERRUPT_EN_CFG_2	0x00001560	Read/Write
SCHG_P_TYPEC_TYPE_C_DEBOUNCE_OPTION	0x00001562	Read/Write
SCHG_P_TYPEC_TYPE_C_AICL_CFG	0x00001564	Read/Write
SCHG_P_TYPEC_TYPE_C_MISC_CFG	0x00001568	Read/Write
SCHG_P_TYPEC_TYPE_C_SBU_CFG	0x0000156A	Read/Write
SCHG_P_TYPEC_TYPE_C_VBUS_CFG	0x0000156C	Read/Write
SCHG_P_TYPEC_TYPE_C_VPD_CFG	0x0000156E	Read/Write

Register	Offset	Type
SCHG_P_TYPEC_U_USB_CFG	0x00001570	Read/Write
SCHG_P_TYPEC_TYPE_C_CONTUV_CFG	0x00001572	Read/Write
SCHG_P_TYPEC_U_USB_WATER_PROTECTION_CFG	0x00001573	Read/Write

SCHG_P_TYPEC_PERPH_TYPE | 0x00001504

Type:Read

Reset: 0x00000002

PMIC_CONSTANT

Bits	Name	Description
7 : 0	TYPE	No description provided for this bit field.

SCHG_P_TYPEC_PERPH_SUBTYPE | 0x00001505

Type:Read

Reset: 0x00000085

PMIC_CONSTANT

Bits	Name	Description
7 : 0	SUBTYPE	No description provided for this bit field.

SCHG_P_TYPEC_TYPE_C_SNK_STATUS | 0x00001506

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	SNK_RP_SHORT	In Type-C SNK mode: CC pin shorted to VBUS is detected. Which CC pin is shorted will be determined based on CCOUT status bits
1 : 1	SNK_RP_3P0	In Type-C SNK mode: Rp-3A detected

Bits	Name	Description
2 : 2	SNK_RP_1P5	In Type-C SNK mode: Rp-1.5A detected
3 : 3	SNK_RP_STD	In Type-C SNK mode: Rp-Std detected
4 : 4	SNK_DAM_3000MA	High when ICL MAX is set to 3000mA during SNK debug access mode
5 : 5	SNK_DAM_1500MA	High when ICL MAX is set to 1500mA during SNK debug access mode
6 : 6	SNK_DAM_500MA	High when ICL MAX is set to 500mA during SNK debug access mode
7 : 7	SNK_RP_7_7	Reserved

SCHG_P_TYPEC_TYPE_C_SNK_DEBUG_ACCESS_STATUS | 0x00001507

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	SNK_DEBUG_ACCESS_RPSTD_RPSTD	Type-C SNK Debug Accessory Mode - RPSTD detected on both CC pins
1 : 1	SNK_DEBUG_ACCESS_RPSTD_RPMID	Type-C SNK Debug Accessory Mode - RPSTD detected on one CC pin and RPMID on the other
2 : 2	SNK_DEBUG_ACCESS_RPSTD_RPHIGH	Type-C SNK Debug Accessory Mode - RPSTD detected on one CC pin and RPHIGH on the other
3 : 3	SNK_DEBUG_ACCESS_RPMID_RPMID	Type-C SNK Debug Accessory Mode - RPMID detected on both CC pins
4 : 4	SNK_DEBUG_ACCESS_RPMID_RPHIGH	Type-C SNK Debug Accessory Mode - RPMID detected on one CC pin and RPHIGH on the other
5 : 5	SNK_DEBUG_ACCESS_RPHIGH_RPHIGH	Type-C SNK Debug Accessory Mode - RPHIGH detected on both CC pins
6 : 6	FMB2_STATUS	Factory mode pin FMB2 status
7 : 7	FMB1_STATUS	Factory mode pin FMB1 status

SCHG_P_TYPEC_TYPE_C_SRC_STATUS | 0x00001508

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	AUDIO_ACCESS_RA_RA	In Type-C Audio Accessory mode: RA/RA detected on CC1/CC2

SCHG_P_TYPEC_TYPE_C_STATE_MACHINE_STATUS | 0x00001509

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
4 : 0	TYPE_C_SM	Indicates current state of Type-C module 0 = DISABLED 1 = UNATTACHED_SNK 2 = ATTACHWAIT_SNK 3 = ATTACHED_SNK 4 = UNATTACHED_SRC 5 = ATTACHWAIT_SRC 6 = ATTACHED_SRC 7 = TRY_SNK_WAIT 8 = TRY_SNK 9 = TRYWAIT_SRC 10 = TRY_SRC 11 = TRYWAIT_SNK 12 = DEBUG_ACCESS_SNK 13 = UNORIENT_DEBUG_ACCESS_SRC 15 = AUDIO_ACCESS 16 = SHUT_DOWN 17 = ERROR_RECOVERY (UNUSED) 18 = ATTACHED_SNK_QC_EXIT 19 = CTUNATTACHED_SNK_WAIT (UNUSED) 20 = CTUNATTACHED_SNK 21 = CTATTACHED_SNK
5 : 5	TYPE_C_ATTACH_DETACH_STATE	Indicates the state of Type-C connection i.e. attached or detached. This status bit should be looked at when TYPE_C_ATTACH_DETACH_INTERRUPT trips 0 = Type-C/legacy cable is detached 1 = Type-C/legacy cable is attached
7 : 6	TYPE_C_SM_7_6	Reserved

SCHG_P_TYPEC_TYPE_C_SENSOR_SM_STATUS | 0x0000150A

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
4 : 4	TYPEC_ENABLE_BANDGAP	BandGap enabled by Type-C module for accurate sensing
5 : 5	VBUS_VSAFE5V	When high, indicates VBUS is between 4.75V and 5.5V
6 : 6	VBUS_VSAFE0V	When high, indicates VBUS is between 0V and 0.8V (Threshold is set to 0.6V)
7 : 7	USBIN_LT_VT	When high, indicates VBUS is < VT threshold (i.e. ~1V)

SCHG_P_TYPEC_TYPE_C_MISC_STATUS | 0x0000150B

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	CCOUT_BUFFER_ON	This bit indicates when orientation of CC pin is identified and CCOUT is driven 0/1 based on CCOUT_VALUE
1 : 1	CCOUT_VALUE	This bit indicates value driven on CCOUT pin when CCOUT_BUFFER_ON is high
2 : 2	TYPEC_VCONN_OVERCURR_STATUS	VCONN Overcurrent Detected
3 : 3	TYPEC_TCCDEBOUNCE_DONE_STATUS	CC1/CC2 tCCDebounce (100ms/125ms/150ms/175ms) Done
4 : 4	TYPEC_VBUS_ERROR_STATUS	This status bit goes high when CC pin is debounced by tCCdebounce during SNK mode but VBUS doesn't go high within 275ms after that.,,,'
5 : 5	TYPEC_VBUS_STATUS	When high, indicates VBUS is > 3V
7 : 7	TYPEC_WATER_DETECTION_STATUS	Indicates SRC crude sensor tripped but SRC accurate sensor did not tripped, which means pulldown between 5.1k and 300k is detected

SCHG_P_TYPEC_TYPE_C_LEGACY_CABLE_STATUS | 0x0000150D

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	TYPE_C_NONCOMP_LEGACY_CABLE_STATUS	High indicates when Non-Compliant Type-A to Type-C Legacy cable is detected
1 : 1	TYPE_C_LEGACY_CABLE_STATUS	High indicates when Type-A to Type-C Legacy cable is detected
5 : 2	MICRO_USB_SM	Indicates current state of micro USB state machine: 0x0 = SHUT_DOWN <- State when SHDN_CMD = 1 (PRIORITY 2) 0x1 = DISABLED <- State when EN_MICRO_USB_MODE = 0 (PRIORITY 1) or TYPE_C_DISABLE_CMD = 1 (PRIORITY 3) 0x2 = CRUDE_SETTLE <- Glitch filter/settling time for VBUS 0x3 = CRUDE_CC1 <- Glitch filter/settling time for CC1 (NO VBUS) 0x4 = ENABLE_BANDGAP <- Turn on MBG and wait for it 0x5 = ENABLE_FM_CURRSRC <- Enable 2.5uA current source in Factory Mode 0x6 = ENABLE_FM_DETECT <- Glitch filtering CC1 state to check for Ground in Factory Mode 0x7 = ENABLE_FM_GND_CURRSRC <- Enables(180uA?) current source in Factory Mode 0x8 = ENABLE_FM_GND_DETECT <- Ground detected in Factory Mode 0x9 = ENABLE_GND_CURRSRC <- Enables 180uA current source 0xA = ENABLE_GND_DETECT <- Ground detected 0xB = VBUS_WITH_CC1_FLOAT <- CC1 Detected Floating with VBUS
7 : 6	TYPE_C_7_6	Reserved

SCHG_P_TYPE_C_CC_STATUS | 0x0000150E

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
3 : 0	TYPE_C_CC2_STATE	State of 4 CC2 comparator outputs
7 : 4	TYPE_C_CC1_STATE	State of 4 CC1 comparator outputs

SCHG_P_TYPEC_U_USB_STATUS | 0x0000150F

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	U_USB_FLOAT2	Micro USB mode - More than 777k on ID pin
1 : 1	U_USB_FMB2	Micro USB mode - Factory Mode 2
2 : 2	U_USB_FLOAT1	Micro USB mode - 210k-238I on ID pin
3 : 3	U_USB_FMB1	Micro USB mode - Factory Mode 1
4 : 4	U_USB_GROUND	Micro USB mode - Ground on ID pin when VBUS is present
5 : 5	U_USB_FLOAT_NOVBUS	Reserved
6 : 6	U_USB_GROUND_NOVBUS	Micro USB mode - Ground on ID pin when VBUS is not present
7 : 7	U_USB_7	Reserved

SCHG_P_TYPEC_INT_RT_STS | 0x00001510

Type:Read

Reset: 0x00000000

Interrupt Real Time Status Bits

Bits	Name	Description
1 : 1	TYPE_C_VPD_DETECT_RT_STS	This is a level signal, which goes high when Type-C module is in CTACHED.SNK state (VPD Charge Through).
3 : 3	TYPE_C_VCONN_OVERCURR_RT_STS	This is a level signal, which goes high when over current condition is detected on VCONN.

Bits	Name	Description
4 : 4	TYPE_C_VBUS_CHANGE_RT_STS	This is a pulse signal, which trips when VBUS is detected or removed (3v threshold in case of 5v USBIN, USBIN_LVUV in case of 9V/12V and variable in case of continuous mode). VBUS status could be found in status register TYPE_C_MISC_STATUS.VBUS_PRESENT. Applicable in Sink mode only.
6 : 6	TYPE_C_LEGACY_CABLE_DETECT_RT_STS	This is a level signal, which goes high when either legacy cable or Type-C non-compliant legacy cable (i.e. legacy cable with 1.5A, 3.0A or short to VBUS) is detected. Details about it could be found on status register TYPE_C_LEGACY_CABLE_STATUS.

SCHG_P_TYPEC_INT_SET_TYPE | 0x00001511

Type:Read

Reset: 0x000000FF

0 = use level trigger interrupts, 1 = use edge trigger interrupts

Bits	Name	Description
0 : 0	TYPE_C_OR_RID_DETECTION_CHANGE_TYPE	No description provided for this bit field.
1 : 1	TYPE_C_VPD_DETECT_TYPE	No description provided for this bit field.
2 : 2	TYPE_C_CC_STATE_CHANGE_TYPE	No description provided for this bit field.
3 : 3	TYPE_C_VCONN_OVERCURR_TYPE	No description provided for this bit field.
4 : 4	TYPE_C_VBUS_CHANGE_TYPE	No description provided for this bit field.
5 : 5	TYPE_C_ATTACH_DETACH_TYPE	No description provided for this bit field.
6 : 6	TYPE_C_LEGACY_CABLE_DETECT_TYPE	No description provided for this bit field.

SCHG_P_TYPEC_INT_POLARITY_HIGH | 0x00001512

Type:Read

Reset: 0x000000FF

1= Interrupt will trigger on a level high (rising edge) event, 0 = level high triggering is disabled

Bits	Name	Description
0 : 0	TYPE_C_OR_RID_DETECTION_CHANGE_HIGH	No description provided for this bit field.

Bits	Name	Description
1 : 1	TYPE_C_OR_RID_DETECTION_CHANGE_HIGH	No description provided for this bit field.
2 : 2	TYPE_C_OR_RID_DETECTION_CHANGE_HIGH	No description provided for this bit field.
3 : 3	TYPE_C_OR_RID_DETECTION_CHANGE_HIGH	No description provided for this bit field.
4 : 4	TYPE_C_OR_RID_DETECTION_CHANGE_HIGH	No description provided for this bit field.
5 : 5	TYPE_C_OR_RID_DETECTION_CHANGE_HIGH	No description provided for this bit field.
6 : 6	TYPE_C_OR_RID_DETECTION_CHANGE_HIGH	No description provided for this bit field.

SCHG_P_TYPEC_INT_POLARITY_LOW | 0x00001513

Type:Read/Write

Reset: 0x0000004A

'1' = Interrupt will trigger on a level low (falling edge) event, '0' = level low triggering is disabled

Bits	Name	Description
0 : 0	TYPE_C_OR_RID_DETECTION_CHANGE_LOW	No description provided for this bit field.
1 : 1	TYPE_C_OR_RID_DETECTION_CHANGE_LOW	No description provided for this bit field.
2 : 2	TYPE_C_OR_RID_DETECTION_CHANGE_LOW	No description provided for this bit field.
3 : 3	TYPE_C_OR_RID_DETECTION_CHANGE_LOW	No description provided for this bit field.
4 : 4	TYPE_C_OR_RID_DETECTION_CHANGE_LOW	No description provided for this bit field.
5 : 5	TYPE_C_OR_RID_DETECTION_CHANGE_LOW	No description provided for this bit field.
6 : 6	TYPE_C_OR_RID_DETECTION_CHANGE_LOW	No description provided for this bit field.

SCHG_P_TYPEC_INT_LATCHED_CLR | 0x00001514

Type:Write

Reset: 0x00000000

writing a '1' to this interrupt will rearm the interrupt when an interrupt is pending. It clears the internal sticky and sent bits

Bits	Name	Description
0 : 0	TYPE_C_OR_RID_DETECTION_CHANGE_LATCHED_CLR	No description provided for this bit field.
1 : 1	TYPE_C_OR_RID_DETECTION_CHANGE_LATCHED_CLR	No description provided for this bit field.

Bits	Name	Description
2 : 2	TYPEC_CC_STATE_CHANGE_LATCHED_CLR	No description provided for this bit field.
3 : 3	TYPEC_VCONN_OVERCURR_LATCHED_CLR	No description provided for this bit field.
4 : 4	TYPEC_VBUS_CHANGE_LATCHED_CLR	No description provided for this bit field.
5 : 5	TYPEC_ATTACH_DETACH_LATCHED_CLR	No description provided for this bit field.
6 : 6	TYPEC_LEGACY_CABLE_DETECT_LATCHED_CLR	No description provided for this bit field.

SCHG_P_TYPEC_INT_EN_SET | 0x00001515

Type:Read/Write

Reset: 0x00000000

writing '0' to this register has no effect. Writing a '1' will enable the corresponding interrupt. Reading this register will readback enable status PMIC_SET_MASK

Bits	Name	Description
0 : 0	TYPE_C_OR_RID_DETECTION_CHANGE_EN_SET	No description provided for this bit field.
1 : 1	TYPEC_VPD_DETECT_EN_SET	No description provided for this bit field.
2 : 2	TYPEC_CC_STATE_CHANGE_EN_SET	No description provided for this bit field.
3 : 3	TYPEC_VCONN_OVERCURR_EN_SET	No description provided for this bit field.
4 : 4	TYPEC_VBUS_CHANGE_EN_SET	No description provided for this bit field.
5 : 5	TYPEC_ATTACH_DETACH_EN_SET	No description provided for this bit field.
6 : 6	TYPEC_LEGACY_CABLE_DETECT_EN_SET	No description provided for this bit field.

SCHG_P_TYPEC_INT_EN_CLR | 0x00001516

Type:Read/Write

Reset: 0x00000000

writing '0' to this register has no effect. Writing a '1' will disable the corresponding interrupt. Reading this register will readback enable status PMIC_CLR_MASK=INT_EN_SET

Bits	Name	Description
0 : 0	TYPE_C_OR_RID_DETECTION_CHANGE_EN_CLR	No description provided for this bit field.
1 : 1	TYPEC_VPD_DETECT_EN_CLR	No description provided for this bit field.

Bits	Name	Description
2 : 2	TYPEC_CC_STATE_CHANGE_EN_CLR	No description provided for this bit field.
3 : 3	TYPEC_VCONN_OVERCURREN_EN_CLR	No description provided for this bit field.
4 : 4	TYPEC_VBUS_CHANGE_EN_CLR	No description provided for this bit field.
5 : 5	TYPEC_ATTACH_DETACH_EN_CLR	No description provided for this bit field.
6 : 6	TYPEC_LEGACY_CABLE_DETECT_EN_CLR	No description provided for this bit field.

SCHG_P_TYPEC_INT_LATCHED_STS | 0x00001518

Type:Read

Reset: 0x00000000

Debug: Latched (Sticky) Interrupt. '1' indicates that the interrupt has triggered. Once the latched bit is set it can only be cleared by writing the clear bit.

Bits	Name	Description
0 : 0	TYPE_C_OR_RID_DETECTION_CHANGE_LATCHED_STS	No description provided for this bit field.
1 : 1	TYPEC_VPD_DETECT_LATCHED_STS	No description provided for this bit field.
2 : 2	TYPEC_CC_STATE_CHANGE_LATCHED_STS	No description provided for this bit field.
3 : 3	TYPEC_VCONN_OVERCURREN_LATCHED_STS	No description provided for this bit field.
4 : 4	TYPEC_VBUS_CHANGE_LATCHED_STS	No description provided for this bit field.
5 : 5	TYPEC_ATTACH_DETACH_LATCHED_STS	No description provided for this bit field.
6 : 6	TYPEC_LEGACY_CABLE_DETECT_LATCHED_STS	No description provided for this bit field.

SCHG_P_TYPEC_INT_PENDING_STS | 0x00001519

Type:Read

Reset: 0x00000000

Debug: Pending is set if interrupt has been sent but not cleared.

Bits	Name	Description
0 : 0	TYPE_C_OR_RID_DETECTION_CHANGE_PENDING_STS	No description provided for this bit field.
1 : 1	TYPEC_VPD_DETECT_PENDING_STS	No description provided for this bit field.
2 : 2	TYPEC_CC_STATE_CHANGE_PENDING_STS	No description provided for this bit field.

Bits	Name	Description
3 : 3	TYPEC_VCONN_OVERCURR_PENDING_STS	No description provided for this bit field.
4 : 4	TYPEC_VBUS_CHANGE_PENDING_STS	No description provided for this bit field.
5 : 5	TYPEC_ATTACH_DETACH_PENDING_STS	No description provided for this bit field.
6 : 6	TYPEC_LEGACY_CABLE_DETECT_PENDING_STS	No description provided for this bit field.

SCHG_P_TYPEC_INT_MID_SEL | 0x0000151A

Type:Read/Write

Reset: 0x00000000

Selects the MID that will receive the interrupt

Bits	Name	Description
1 : 0	INT_MID_SEL	No description provided for this bit field.

SCHG_P_TYPEC_INT_PRIORITY | 0x0000151B

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	INT_PRIORITY	No description provided for this bit field.

SCHG_P_TYPEC_TYPE_C_ONE_TIME_EXIT_CONTROL | 0x00001542

Type:Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	ONE_TIME_EXIT_SNK	Command to one time exit ATTACHED.SNK state and enter UNATTACHED.SRC state.

Bits	Name	Description
1 : 1	ONE_TIME_EXIT_SRC	Command to one time exit ATTACHED.SRC state and enter UNATTACHED.SNK state.

SCHG_P_TYPEC_TYPE_C_MODE_CFG | 0x00001544

Type:Read/Write

Reset: 0x00000002

PMIC_FTRIM

Bits	Name	Description
0 : 0	TYPE_C_DISABLE_CMD	Disables Type-C module, Hi-Z CC pins and stops detection
1 : 1	EN_SNK_ONLY	Run Type-C module in Sink only mode. If Type-C module was in Source state, then it will immediately exit Source and move to Sink role
3 : 3	EN_TRY_SRC	Run Type-C module in DRP with Try.SRC support
4 : 4	EN_TRY_SNK	Run Type-C module in DRP with Try.SNK support
5 : 5	EN_VPD_DETECTION	Enable VCONN-Powered Device detection. This will be enabled only when Type-C module is configured to enter SRC mode.
6 : 6	TYPE_C_MODE_6	Reserved
7 : 7	TYPE_C_MODE_7	Reserved

SCHG_P_TYPEC_TYPE_C_VCONN_CONTROL | 0x00001546

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
------	------	-------------

Bits	Name	Description
0 : 0	VCONN_EN_SRC	Select the Source to enable VCONN on the CC pin which has Ra connected. Source could be hardware (hardware automatically enables VCONN once detection cycle completes) or software (software can enable/disable VCONN based on interrupts). To allow control through software, this bit should be driven '1' and then VCONN_EN_VALUE will determine the enable/disable of VCONN. 0 = VCONN ENABLE is controlled by HW 1 = VCONN ENABLE is controlled by SW (through VCONN_EN_VALUE bit)
1 : 1	VCONN_EN_VALUE	If VCONN_EN_SRC = 1, then this bit will enable/disable VCONN on the CC pin which has Ra connected (Ra detection is done automatically by hardware, software can only enable or disable VCONN on that CC pin): 0 = Set VCONN_EN low, 1 = Set VCONN_EN high. This is valid only if VCONN_EN_SRC is set to 1 else VCONN_EN is controlled by hardware
2 : 2	VCONN_EN_ORIENTATION	If VCONN_EN_SRC = 1 and VCONN_EN_VALUE = 1, then this bit will select CC pin on which VCONN needs to be enabled: 0 = Enable VCONN on CC1 1 = Enable VCONN on CC2

SCHG_P_TYPEC_TYPE_C_CCOUT_CONTROL | 0x00001548

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
0 : 0	TYPEC_CCOUT_SRC	Selects the source to drive CCOUT orientation pin: 0 = CCOUT_VALUE and CCOUT_BUFFER_EN will be driven by HW autonomously 1 = CCOUT_VALUE and CCOUT_BUFFER_EN will be controlled by SW through TYPEC_CCOUT_VALUE and TYPEC_CCOUT_BUFFER_EN registers
1 : 1	TYPEC_CCOUT_VALUE	When TYPEC_CCOUT_SRC = 1 and TYPEC_CCOUT_BUFFER_EN = 1, then this bit will determine the value of CCOUT orientation pin: 0 = Drive 0 on CCOUT pin 1 = Drive 1 on CCOUT pin
2 : 2	TYPEC_CCOUT_BUFFER_EN	When TYPEC_CCOUT_SRC = 1, then this bit will determine whether to drive Hi-Z or 0/1 on CCOUT orientation pin: 0 = Drive Hi-Z on CCOUT pin 1 = Drive 0/1 (depending on TYPEC_CCOUT_VALUE on CCOUT pin)

SCHG_P_TYPEC_TYPE_C_DEBUG_ACCESS_SNK_CFG | 0x0000154A**Type:**Read/Write**Reset:** 0x0000001B

PMIC_FTRIM

Bits	Name	Description
0 : 0	EN_DEBUG_ACCESS_SNK	Enable detection of debug accessory in sink mode i.e. detecting Rp-Rp on both the CC pins
1 : 1	EN_CHG_ON_DEBUG_ACCESS_SNK	Enable charging when debug access SNK mode is detected
2 : 2	DAM_SEL_ICL_3A_OR_FMB	Select ICL value during debug access SNK mode: 0 = 3A (or 5A for cases where FMB1/2 table shows 3A) 1 = Select ICL based on FMB1/2 table specified in MDOS
3 : 3	DAM_DIS_AICL	0 = AICL is allowed to run (if enabled) for debug access mode 1 = AICL is not allowed to run for debug access mode (ICL = ICL_MAX)
4 : 4	EN_TYPEC_FMB	Enable/disable for Type-C FMB (Factory Mode Boot) based on Debug Accessory Mode. When this bit is set, then FMB1/2 pins will be driven high/low and ICL MAX will be set to 500mA/1500mA/3000mA/5000mA based on different combinations of pullup observed on CC1/2 pins: 0 = Disable FMB i.e. FMB1/2 will be low and ICL MAX will be set to TBD 1 = Enable FMB i.e. FMB1/2 and ICL MAX will be set based on pullup observed on CC1/2 pins (refer to MDOS for the detail table on FMB)

SCHG_P_TYPEC_TYPE_C_CRUDE_SENSOR_CFG | 0x0000154E**Type:**Read/Write**Reset:** 0x00000003

PMIC_FTRIM

Bits	Name	Description
0 : 0	EN_SNK_CRUDE_SENSOR	Enable crude sensor in UNATTACHED.SNK mode

SCHG_P_TYPEC_TYPE_C_EXIT_STATE_CFG | 0x00001550

Type:Read/Write

Reset: 0x00000002

PMIC_FTRIM

Bits	Name	Description
0 : 0	EXIT_SNK_BASED_ON_CC	This software control bit decides whether to exit UFP (ATTACHED.SNK) based on VBUS or based on CC voltage. This was added to cover case where PD hard reset would cause VBUS to go away for short duration. This could be detected as detach case for UFP mode. So during PD hard reset, software would set this bit high, which would allow VBUS to go away without causing exiting of ATTACHED.SNK state, as long as CC voltage is still present. 0 = Exit UFP (ATTACHED.SNK) when VBUS is lost 1 = Exit UFP (ATTACHED.SNK) when CC voltage goes zero.
1 : 1	USE_TPD_FOR_EXITING_ATTACHSRC	Enables use of tPDdebounce timer (10ms-20ms) on exit condition for attachedwait.SRC and attached.SRC. This is added to avoid accidental exiting of these states due to glitch on CC lines: 0 = Do not apply tPDdebounce on exit condition for attachedwait.SRC and attached.SRC 1 = Apply tPDdebounce on exit condition for attachedwait.SRC and attached.SRC
3 : 3	BYPASS_VSAFE0V_DURING_ROLESWAP	This bit allows bypassing looking at vSAFE0V threshold while transitioning from ATTACHWAIT.SRC to ATTACHED.SRC: 0 = Check for VBUS at vSAFE0V before transitioning into ATTACHED.SRC state 1 = Do not check for VBUS at vSAFE0V before transitioning into ATTACHED.SRC state

SCHG_P_TYPEC_TYPE_C_TCCDEBOUNCE_CFG | 0x00001554

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
1 : 0	TYPE_C_TCCDEBOUNCE_TIMEOUT_SEL	Select timeout value for Type-C tCCdebounce: 00 = 103ms 01 = 125ms 10 = 150ms 11 = 175ms

SCHG_P_TYPE_C_TPDDEBOUNCE_CFG | 0x00001556

Type:Read/Write

Reset: 0x00000001

PMIC_FTRIM

Bits	Name	Description
1 : 0	TYPE_C_TPDDEBOUNCE_TIMEOUT_SEL	Select timeout for Type-C tPDdebounce: 00 = 12ms 01 = 14ms 10 = 16ms 11 = 18ms

SCHG_P_TYPE_C_TDRPTRY_CFG | 0x00001557

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
1 : 0	TYPE_C_TDRPTRY_TIMEOUT_SEL	Select timeout for Type-C tDRPTry: 00 = 80ms 01 = 100ms 10 = 120ms 11 = 140ms

SCHG_P_TYPE_C_TTRYTIMEOUT_CFG | 0x00001558

Type:Read/Write

Reset: 0x00000001

PMIC_FTRIM

Bits	Name	Description
1 : 0	TYPEC_TTRYTIMEOUT_SEL	Select timeout for Type-C tTRYtimeout: 00 = 600ms 01 = 750ms 10 = 900ms 11 = 1000ms

SCHG_P_TYPEC_TYPE_C_LEGACY_CABLE_CFG | 0x0000155A

Type:Read/Write

Reset: 0x00000007

PMIC_FTRIM

Bits	Name	Description
0 : 0	EN_LEGACY_CABLE_DETECTION	Option to enable/disable detection of legacy Type-A to Type-C cable: 0 = Disable detection of legacy cable 1 = Enable detection of legacy cable
2 : 1	LEGACY_CABLE_DET_WINDOW	Selects the window within which VBUS is expected to come up after tCCdebounce timer starts: 00 = 9ms, 01 = 25ms, 10 = 50ms, 11 = 95ms

SCHG_P_TYPEC_TYPE_C_INTERRUPT_EN_CFG_1 | 0x0000155E

Type:Read/Write

Reset: 0x000000FF

PMIC_FTRIM

Bits	Name	Description
0 : 0	TYPE_C_VBUS_ASSERT_INT_EN	Enabling/disabling of interrupt for detecting VBUS assertion: 0 = Disable interrupt generation due to VBUS assertion, 1 = Enable interrupt generation due to VBUS assertion 0: TYPE_C_VBUS_ASSERT_INT_DISABLE 1: TYPE_C_VBUS_ASSERT_INT_ENABLE
1 : 1	TYPE_C_VBUS_DEASSERT_INT_EN	Enabling/disabling of interrupt for detecting VBUS deassertion: 0 = Disable interrupt generation due to VBUS deassertion, 1 = Enable interrupt generation due to VBUS deassertion 0: TYPE_C_VBUS_DEASSERT_INT_DISABLE 1: TYPE_C_VBUS_DEASSERT_INT_ENABLE
2 : 2	TYPE_C_CCOUT_ATTACH_INT_EN	Select enabling/disabling of Type-C CCOUT attach interrupt: 0 = Disable interrupt generation due to CCOUT attach condition, 1 = Enable interrupt generation due to CCOUT attach condition 0: TYPE_C_CCOUT_ATTACH_INT_DISABLE 1: TYPE_C_CCOUT_ATTACH_INT_ENABLE
3 : 3	TYPE_C_CCOUT_DETACH_INT_EN	Selects enabling/disabling of Type-C CCOUT detach interrupt: 0 = Disable interrupt generation due to CCOUT detach condition, 1 = Enable interrupt generation due to CCOUT detach condition 0: TYPE_C_CCOUT_DETACH_INT_DISABLE 1: TYPE_C_CCOUT_DETACH_INT_ENABLE
4 : 4	TYPE_C_TRYSINK_DETECT_INT_EN	Selects enabling/disabling of Type-C Try.SNK detect interrupt: 0 = Disable interrupt generation due to successful Try.SNK detection, 1 = Enable interrupt generation due to successful Try.SNK detection 0: TYPE_C_TRYSINK_INT_DIS 1: TYPE_C_TRYSINK_INT_EN

Bits	Name	Description
5 : 5	TYPE_C_TRYSOURCE_DETECT_INT_EN	Selects enabling/disabling of Type-C Try.SRC detect interrupt: 0 = Disable interrupt generation due to successful Try.SRC detection, 1 = Enable interrupt generation due to successful Try.SRC detection 0: TYPE_C_TRYSOURCE_INT_DIS 1: TYPE_C_TRYSOURCE_INT_EN
6 : 6	TYPE_C_NONCOMPLIANT_LEGACY_CABLE_INT_EN	Selects enabling/disabling of Type-C non-compliant legacy cable detect interrupt: 0 = Disable interrupt generation due to successful non-compliant legacy cable detection, 1 = Enable interrupt generation due to successful non-compliant legacy cable detection 0: TYPE_C_NONCOMP_LEGACY_CABLE_INT_DIS 1: TYPE_C_NONCOMP_LEGACY_CABLE_INT_EN
7 : 7	TYPE_C_LEGACY_CABLE_INT_EN	Selects enabling/disabling of Type-C Legacy cable detect interrupt: 0 = Disable interrupt generation due to legacy cable detection, 1 = Enable interrupt generation due to legacy cable detection 0: TYPE_C_LEGACY_CABLE_INT_DIS 1: TYPE_C_LEGACY_CABLE_INT_EN

SCHG_P_TYPE_C_INTERRUPT_EN_CFG_2 | 0x00001560

Type:Read/Write

Reset: 0x0000005F

PMIC_FTRIM

Bits	Name	Description
0 : 0	TYPE_C_DEBOUNCE_DONE_INT_EN	Enabling/disabling of interrupt for tCCdebounce done indication: 0 = Disable interrupt generation due to debounce done, 1 = Enable interrupt generation due to debounce done 0: TYPE_C_tCCdebounce_DONE_INT_DISABLE 1: TYPE_C_tCCdebounce_DONE_INT_ENABLE

Bits	Name	Description
1 : 1	TYPE_C_VBUS_ERROR_INT_EN	Enabling/disabling of interrupt for VBUS ERROR condition during Type-C UFP mode (connection detected on CC pin but VBUS not active within 250msec): 0 = Disable interrupt generation due to VBUS error condition, 1 = Enable interrupt generation due to VBUS error condition 0: TYPE_C_VBUS_ERROR_INT_DISABLE 1: TYPE_C_VBUS_ERROR_INT_ENABLE
2 : 2	TYPE_C_WATER_DETECTION_INT_EN	Enable/disable interrupt for water detection i.e. when DFP crude sensor trips but accurate sensor does not trip. This indicates that there is pulldown resistance between 5.1kohms and 300kohms. This is considered as indication of presence of water. If this interrupt trips, then crude sensor on SBU1/2 pins are enabled to further detect presence of water. 0 = Disable this interrupt 1 = Enable this interrupt
3 : 3	TYPE_C_DEBUG_ACCESS_DETECT_INT_EN	Enable/disable of interrupt for detecting entry into debug access mode (both SNK and SRC) 0 = Disable interrupt generation when debug access mode is entered 1 = Enable interrupt generation when debug access mode is entered
4 : 4	TYPE_C_STATE_MACHINE_CHANGE_INT_EN	Enable/disable of interrupt for detecting change in Type-C state machine change: 0 = Disable this interrupt 1 = Enable this interrupt
5 : 5	MICRO_USB_STATE_CHANGE_INT_EN	Enable/disable of interrupt for detecting change in CC1 state during micro USB mode: 0 = Disable this interrupt 1 = Enable this interrupt

SCHG_P_TYPE_C_DEBOUNCE_OPTION | 0x00001562

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
0 : 0	APPLY_DEBOUNCE_ON_CC	Apply 15us or 100us debounce on CC pins: 0 = Apply 15us deglitch on CC pins 1 = Apply 100us deglitch on CC pins
1 : 1	REDUCE_TCCDEBOUNCE_TO_15MS	When set, Type-C module will reduce tCCdebounce time from 100ms-200ms to 15ms i.e. tPDdebounce time
2 : 2	REDUCE_TCCDEBOUNCE_TO_2MS	When set, Type-C module will reduce tCCdebounce time from 100ms-200ms to 2ms. This could be used during power role swap.

SCHG_P_TYPEC_TYPE_C_AICL_CFG | 0x00001564

Type:Read/Write

Reset: 0x00000003

PMIC_FTRIM

Bits	Name	Description
0 : 0	USE_BC_ICL_CFG	0 = Type-C Legacy Cable - Use CC current results to set Input Current Limit for DCP/FLOAT/OCV/HVDCP Chargers 1 = Type-C Legacy Cable - Use BC1.2 results to set Input Current Limit for DCP/FLOAT/OCV/HVDCP Chargers
1 : 1	MICRO_USB_FM_DIS_CHARGING_CFG	Option to disable charging in micro USB Factory mode: 0 = Factory Mode Normal Charging Control, 1 = Factory Mode Disables Charging
2 : 2	MICRO_USB_FM_ICL_3A_4A	Select between 3A and 4A ICL for micro USB factory mode: 0 = 3A Factory Mode ICL, 1 = 4A Factory Mode ICL
3 : 3	SNK_RP_SHORT_DIS_CHGING_CFG	Selects whether to enable charging during SNK RP SHORT detection: 0 = Enable charging if CC shorted to VBUS is detected 1 = Disable charging if CC shorted to VBUS is detected

SCHG_P_TYPEC_TYPE_C_MISC_CFG | 0x00001568

Type:Read/Write

Reset: 0x00000012

PMIC_FTRIM

Bits	Name	Description
0 : 0	EN_WAIT_BEFORE_QC_EXIT_ATTACHEDSNK	If type of adapter is QC, then this gives us option to wait in ATTACHED.SNK state for additional 500ms while exiting this state. This is added so that we continue to apply Rd pulldown on both the CC pins for additional 500ms to avoid OV on CC pins in case QC adapter is re-plugged in within 500ms. 0 = Do not wait for additional 500ms while exiting attached.snk state 1 = Wait for additional 500ms while exiting attached.snk state
1 : 1	DIS_BG_BETWEEN_CYCLE	This bit allows disabling of bandgap between transitions during DRP toggle cycle (i.e between UNATTACHED.SNK and UNATTACHED.SRC). This is added for the case where crude sensors are disabled and bandgap is continuously enabled by Type-C module. If Type-C module keeps bandgap request continuously high, then it will avoid charger to enter shutdown mode. So periodic de-assertion of bandgap allows charger to enter shutdown state if SHDN_CMD is set. 0 = Do not disable bandgap request from Type-C between transitions 1 = Disable bandgap request from Type-C between transitions
3 : 3	DIS_ACCURSEN_ON_OPEN_CC_CFG	Selects whether to stop accurate sensing and move back to crude sensing if floating CC is detected during UNATTACHED.SNK/SRC states or to remain in accurate sensing state until DRP toggle: 0 = Once crude sensor trips, keep accurate sensing enabled until DRP toggle. 1 = If crude sensor trips and accurate sensor detects floating CC pins for tPDdebounce time, then disable accurate sensing and go back to crude sensing.
4 : 4	START_DRPSNKTMR_ON_ATTACHEDSNKEXIT	This selects whether to enable DRP.SNK timer when state machine moves from ATTACHED.SNK to UNATTACHED.SNK: 0 = Do not start DRP.SNK timer when moving from ATTACHED.SNK to UNATTACHED.SNK. In this case, state machine will immediately move from UNATTACHED.SNK to UNATTACHED.SRC 1 = Start DRP.SNK timer when moving from ATTACHED.SNK to UNATTACHED.SNK. In this case, state machine will stay in UNATTACHED.SNK for tdrp.snk before transitioning to UNATTACHED.SRC
7 : 5	TYPE_C_MISC_CFG_7_5	Reserved

SCHG_P_TYPEC_TYPE_C_SBU_CFG | 0x0000156A**Type:**Read/Write**Reset:** 0x00000000

Control the pull-up current sources on SBU1 & SBU2. Only the SBU1/2 with current source enabled is MUX-ed out to ADC. SW should guarantee only one of SBU1/2 has current source enabled, otherwise the SBU1/2 is shorted. PMIC_FTRIM

Bits	Name	Description
1 : 0	SEL_SBU2_ISRC	Control Current Source on SBU2: 00 = 0uA (Disabled) 01 = 10uA 10 = 180uA 11 = 180uA
3 : 2	SEL_SBU1_ISRC	Control Current Source on SBU1: 00 = 0uA (Disabled) 01 = 10uA 10 = 180uA 11 = 180uA

SCHG_P_TYPEC_TYPE_C_VBUS_CFG | 0x0000156C**Type:**Read/Write**Reset:** 0x00000000

PMIC_FTRIM

Bits	Name	Description
1 : 0	TYPEC_VBUS_PRESENT_LEVEL_SEL	Selects the threshold for detecting VBUS present: 00 = 3V (USBIN 3VOV) 01 = 6.9V (USBIN 9VUV) 10 = 9.6V (USBIN 12VUV) 11 = Continuous mode (TYPEC CONTUV)

SCHG_P_TYPEC_TYPE_C_VPD_CFG | 0x0000156E**Type:**Read/Write**Reset:** 0x00000000

PMIC_FTRIM

Bits	Name	Description
0 : 0	VPD_CT_EN	When this bit is enabled while Type-C module is in ATTACHED.SRC state, then Type-C module will exit ATTACHED.SRC state and enter CTUNATTACHED.SNK state
1 : 1	BYPASS_VSAFE0V_DURING_VPD_CT	This option allows us to either look at vSAFE0V before transitioning from ATTACHED.SRC to CTUNATTACHED.SNK: 0 = Wait for VBUS to drop to vSAFE0V before transitioning from ATTACHED.SRC to CTUNATTACHED.SNK 1 = Do not wait for VBUS to drop to vSAFE0V before transitioning from ATTACHED.SRC to CTUNATTACHED.SNK

SCHG_P_TYPEC_U_USB_CFG | 0x00001570

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
0 : 0	EN_MICRO_USB_MODE	Select between Type-C or micro USB connector: 0 = Type-C Mode, 1 = uUSB Mode
1 : 1	EN_MICRO_USB_FACTORY_MODE	Option to enable/disable uUSB factory mode detection: 0 = Disable uUSB factory mode detection, 1 = Enable uUSB factory mode detection
3 : 2	MICRO_USB_DEBOUNCE	Sets the debounce on the micro USB connection (SNK and SRC): 00 = 20ms 01 = 50ms 10 = 100ms 11 = 200ms

SCHG_P_TYPEC_TYPE_C_CONTUV_CFG | 0x00001572

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
5 : 0	TYPEPEC_CONTUV_REF	Selects reference for the DAC used for VREF of TYPEPEC_CONTUV comparator. TYPEPEC_CONT_UV_REF = [3.15 : 75mV : 4.275V], X = 0 .. 15; TYPEPEC_CONT_UV_REF = [4.35 : 150mV : 9.00V], X = 16 .. 47. 0: TYPEPEC_CONTUV_REF_3150mV 1: TYPEPEC_CONTUV_REF_3225mV 2: TYPEPEC_CONTUV_REF_3300mV 3: TYPEPEC_CONTUV_REF_3375mV 4: TYPEPEC_CONTUV_REF_3450mV 5: TYPEPEC_CONTUV_REF_3525mV 6: TYPEPEC_CONTUV_REF_3600mV 7: TYPEPEC_CONTUV_REF_3675mV 8: TYPEPEC_CONTUV_REF_3750mV 9: TYPEPEC_CONTUV_REF_3825mV 10: TYPEPEC_CONTUV_REF_3900mV 11: TYPEPEC_CONTUV_REF_3975mV 12: TYPEPEC_CONTUV_REF_4050mV 13: TYPEPEC_CONTUV_REF_4125mV 14: TYPEPEC_CONTUV_REF_4200mV 15: TYPEPEC_CONTUV_REF_4275mV 16: TYPEPEC_CONTUV_REF_4350mV 17: TYPEPEC_CONTUV_REF_4500mV 18: TYPEPEC_CONTUV_REF_4650mV 19: TYPEPEC_CONTUV_REF_4800mV 20: TYPEPEC_CONTUV_REF_4950mV 21: TYPEPEC_CONTUV_REF_5100mV 22: TYPEPEC_CONTUV_REF_5250mV 23: TYPEPEC_CONTUV_REF_5400mV 24: TYPEPEC_CONTUV_REF_5550mV 25: TYPEPEC_CONTUV_REF_5700mV 26: TYPEPEC_CONTUV_REF_5850mV 27: TYPEPEC_CONTUV_REF_6000mV 28: TYPEPEC_CONTUV_REF_6150mV 29: TYPEPEC_CONTUV_REF_6300mV 30: TYPEPEC_CONTUV_REF_6450mV 31: TYPEPEC_CONTUV_REF_6600mV 32: TYPEPEC_CONTUV_REF_6750mV 33: TYPEPEC_CONTUV_REF_6900mV 34: TYPEPEC_CONTUV_REF_7050mV 35: TYPEPEC_CONTUV_REF_7200mV 36: TYPEPEC_CONTUV_REF_7350mV 37: TYPEPEC_CONTUV_REF_7500mV 38: TYPEPEC_CONTUV_REF_7650mV 39: TYPEPEC_CONTUV_REF_7800mV 40: TYPEPEC_CONTUV_REF_7950mV 41: TYPEPEC_CONTUV_REF_8100mV 42: TYPEPEC_CONTUV_REF_8250mV 43: TYPEPEC_CONTUV_REF_8400mV 44: TYPEPEC_CONTUV_REF_8550mV 45: TYPEPEC_CONTUV_REF_8700mV 46: TYPEPEC_CONTUV_REF_8850mV 47: TYPEPEC_CONTUV_REF_9000mV

Type:Read/Write**Reset:** 0x00000010

This register is for Cosmo only. Kekaha does not support micro usb water protection. PMIC_FTRIM

Bits	Name	Description
1 : 0	MICRO_USB_DETECTION_PERIOD_CFG	When EN_MICRO_USB_WATER_PROTECTION = 1, then this register sets the total ID detection period (Ton + Toff) for water protection: 00 = 10x of MICRO_USB_DETECTION_ON_TIME_CFG 01 = 20x of MICRO_USB_DETECTION_ON_TIME_CFG 10 = 50x of MICRO_USB_DETECTION_ON_TIME_CFG 11 = 100x of MICRO_USB_DETECTION_ON_TIME_CFG
3 : 2	MICRO_USB_DETECTION_ON_TIME_CFG	When EN_MICRO_USB_WATER_PROTECTION = 1, then this register sets the time for which ID detection is on: 00 = 5ms 01 = 10ms 10 = 20ms 11 = 50ms
4 : 4	EN_MICRO_USB_WATER_PROTECTION	Enables water protection in uUSB mode by not doing continuous monitoring of ID pin. Instead, ID detection is done for a short period of Ton time (specified by register MICRO_USB_DETECTION_ON_TIME_CFG) and detection is disabled for rest of the period (determined by MICRO_USB_DETECTION_PERIOD_CFG). 0 = Disable water protection 1 = Enable water protection

Module Name: SCHG_P_MISC**Base Address:** 0x00001600**Register Quick Reference:**

Register	Offset	Type
SCHG_P_MISC_AICL_RERUN_TIME_CFG	0x00001661	Read/Write
SCHG_P_MISC_TREG_CONNECTOR_ADC_INC_CYCLE_TIME_CFG	0x00001677	Read/Write
SCHG_P_MISC_TREG_CONNECTOR_ADC_DEC_CYCLE_TIME_CFG	0x00001678	Read/Write
SCHG_P_MISC_CFG_REF_TEMP	0x00001679	Read/Write
SCHG_P_MISC_JEITA2_HOT_THRESHOLD_MSB	0x00001680	Read/Write
SCHG_P_MISC_JEITA2_HOT_THRESHOLD_LSB	0x00001681	Read/Write

Register	Offset	Type
SCHG_P_MISC_JEITA2_COLD_THRESHOLD_MSB	0x00001682	Read/Write
SCHG_P_MISC_JEITA2_COLD_THRESHOLD_LSB	0x00001683	Read/Write
SCHG_P_MISC_JEITA2_THOT_THRESHOLD_MSB	0x00001684	Read/Write
SCHG_P_MISC_JEITA2_THOT_THRESHOLD_LSB	0x00001685	Read/Write
SCHG_P_MISC_JEITA2_TCOLD_THRESHOLD_MSB	0x00001686	Read/Write
SCHG_P_MISC_JEITA2_TCOLD_THRESHOLD_LSB	0x00001687	Read/Write
SCHG_P_MISC_JEITA2_THOT_AFP_THRESHOLD_MSB	0x00001688	Read/Write
SCHG_P_MISC_JEITA2_THOT_AFP_THRESHOLD_LSB	0x00001689	Read/Write
SCHG_P_MISC_JEITA2_TCOLD_AFP_THRESHOLD_MSB	0x0000168A	Read/Write
SCHG_P_MISC_JEITA2_TCOLD_AFP_THRESHOLD_LSB	0x0000168B	Read/Write
SCHG_P_MISC_SMB_CFG	0x00001690	Read/Write
SCHG_P_MISC_LED_EN_CFG	0x00001692	Read/Write
SCHG_P_MISC_LED_CFG	0x00001693	Read/Write
SCHG_P_MISC_SYSOK_CFG	0x00001694	Read/Write
SCHG_P_MISC_DIE_REG_H_THRESHOLD_MSB	0x000016A0	Read/Write
SCHG_P_MISC_DIE_REG_H_THRESHOLD_LSB	0x000016A1	Read/Write
SCHG_P_MISC_DIE_REG_L_THRESHOLD_MSB	0x000016A2	Read/Write
SCHG_P_MISC_DIE_REG_L_THRESHOLD_LSB	0x000016A3	Read/Write
SCHG_P_MISC_CONNECTOR_SHDN_THRESHOLD_MSB	0x000016A4	Read/Write
SCHG_P_MISC_CONNECTOR_SHDN_THRESHOLD_LSB	0x000016A5	Read/Write
SCHG_P_MISC_CONNECTOR_RST_THRESHOLD_MSB	0x000016A6	Read/Write
SCHG_P_MISC_CONNECTOR_RST_THRESHOLD_LSB	0x000016A7	Read/Write
SCHG_P_MISC_CONNECTOR_REG_H_THRESHOLD_MSB	0x000016A8	Read/Write
SCHG_P_MISC_CONNECTOR_REG_H_THRESHOLD_LSB	0x000016A9	Read/Write
SCHG_P_MISC_CONNECTOR_REG_L_THRESHOLD_MSB	0x000016AA	Read/Write
SCHG_P_MISC_CONNECTOR_REG_L_THRESHOLD_LSB	0x000016AB	Read/Write
SCHG_P_MISC_SKIN_SHDN_THRESHOLD_MSB	0x000016B0	Read/Write
SCHG_P_MISC_SKIN_SHDN_THRESHOLD_LSB	0x000016B1	Read/Write
SCHG_P_MISC_SKIN_RST_THRESHOLD_MSB	0x000016B2	Read/Write
SCHG_P_MISC_SKIN_RST_THRESHOLD_LSB	0x000016B3	Read/Write
SCHG_P_MISC_SKIN_REG_H_THRESHOLD_MSB	0x000016B4	Read/Write
SCHG_P_MISC_SKIN_REG_H_THRESHOLD_LSB	0x000016B5	Read/Write

Register	Offset	Type
SCHG_P_MISC_SKIN_REG_L_THRESHOLD_MSB	0x000016B6	Read/Write
SCHG_P_MISC_SKIN_REG_L_THRESHOLD_LSB	0x000016B7	Read/Write
SCHG_P_MISC_SMB_SHDN_THRESHOLD_MSB	0x000016B8	Read/Write
SCHG_P_MISC_SMB_SHDN_THRESHOLD_LSB	0x000016B9	Read/Write
SCHG_P_MISC_SMB_RST_THRESHOLD_MSB	0x000016BA	Read/Write
SCHG_P_MISC_SMB_RST_THRESHOLD_LSB	0x000016BB	Read/Write
SCHG_P_MISC_SMB_REG_H_THRESHOLD_MSB	0x000016BC	Read/Write
SCHG_P_MISC_SMB_REG_H_THRESHOLD_LSB	0x000016BD	Read/Write
SCHG_P_MISC_SMB_REG_L_THRESHOLD_MSB	0x000016BE	Read/Write
SCHG_P_MISC_SMB_REG_L_THRESHOLD_LSB	0x000016BF	Read/Write

SCHG_P_MISC_AICL_RERUN_TIME_CFG | 0x00001661

Type:Read/Write

Reset: 0x00000002

PMIC_FTRIM

Bits	Name	Description
1 : 0	AICL_RERUN_TIME	Time between the last AICL complete and the re-run of AICL assuming there has been no temperature event updating the input current limit 00 = 3s 01 = 12s 10 = 45s 11 = 3min 0: AICL_RERUN_TIME_3S 1: AICL_RERUN_TIME_12S 2: AICL_RERUN_TIME_45S 3: AICL_RERUN_TIME_3MIN

SCHG_P_MISC_TREG_CONNECTOR_ADC_INC_CYCLE_TIME_CFG | 0x00001677

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
1 : 0	TREG_CONNECTOR_ADC_INC_CYCLE_TIME	Selects the delay time between ICL increment due to Connector temp ADC result, and next evaluation of Connector temp ADC: 00 = 2s 01 = 4s 10 = 6s 11 = 8s 0: TREG_CONNECTOR_ADC_INC_CYCLE_TIME_2S 1: TREG_CONNECTOR_ADC_INC_CYCLE_TIME_4S 2: TREG_CONNECTOR_ADC_INC_CYCLE_TIME_6S 3: TREG_CONNECTOR_ADC_INC_CYCLE_TIME_8S

SCHG_P_MISC_TREG_CONNECTOR_ADC_DEC_CYCLE_TIME_CFG | 0x00001678

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
1 : 0	TREG_CONNECTOR_ADC_DEC_CYCLE_TIME	Selects the delay time between ICL decrement due to Connector temp ADC result, and next evaluation of Skin temp ADC: 00 = 2s 01 = 4s 10 = 6s 11 = 8s 0: TREG_CONNECTOR_ADC_DEC_CYCLE_TIME_2S 1: TREG_CONNECTOR_ADC_DEC_CYCLE_TIME_4S 2: TREG_CONNECTOR_ADC_DEC_CYCLE_TIME_6S 3: TREG_CONNECTOR_ADC_DEC_CYCLE_TIME_8S

SCHG_P_MISC_CFG_REF_TEMP | 0x00001679

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
1 : 0	CFG_REF_TEMP_SHUTDOWN	Configure the Charger Shutdown temp. threshold (Charger temp. rising) 00=145C 01=150C 10=155C 11=160C
3 : 2	CFG_REF_TEMP_3_2	Reserved
5 : 4	CFG_REF_TEMP_RST	Configure the Charger Reset temp. threshold (Charger die temp. rising), upon which ICL is reduced to 500mA. 00=100C 01=110C 10=120C 11=130C

SCHG_P_MISC_JEITA2_HOT_THRESHOLD_MSB | 0x00001680

Type:Read/Write

Reset: 0x00000000

JEITA2 thresholds are for secondary battery thermistor (MISC_THM) in a dual-pack system, such as VR headset. JEITA2 thresholds should be set based on battery thermistor parameters, and VADC measurement result: Example: For JEITA2_HOT_THRESHOLD of 45C: - Battery thermistor with 100kOhm @ 25C and B = 4250K; its resistance is 42.6kOhm @ 45C - When measured with VADC w/ 100kOhm Rpu and 1.875V VREF, the VADC input is 0.543V - The corresponding VADC code is $0.543V/7.5V*115600 = 0x20B8$ PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	JEITA2_HOT_THRESHOLD_MSB	JEITA2 Hot threshold MSB bits [15:8]

SCHG_P_MISC_JEITA2_HOT_THRESHOLD_LSB | 0x00001681

Type:Read/Write

Reset: 0x00000000

PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	JEITA2_HOT_THRESHOLD_LSB	JEITA2 Hot threshold LSB bits [7:0]

SCHG_P_MISC_JEITA2_COLD_THRESHOLD_MSB | 0x00001682

Type:Read/Write

Reset: 0x00000000

PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	JEITA2_COLD_THRESHOLD_MSB	JEITA2 Cold threshold MSB bits [15:8]

SCHG_P_MISC_JEITA2_COLD_THRESHOLD_LSB | 0x00001683

Type:Read/Write

Reset: 0x00000000

PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	JEITA2_COLD_THRESHOLD_LSB	JEITA2 Cold threshold LSB bits [7:0]

SCHG_P_MISC_JEITA2_THOT_THRESHOLD_MSB | 0x00001684

Type:Read/Write

Reset: 0x00000000

PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	JEITA2_THOT_THRESHOLD_MSB	JEITA2 TooHot threshold MSB bits [15:8]

SCHG_P_MISC_JEITA2_THOT_THRESHOLD_LSB | 0x00001685

Type:Read/Write

Reset: 0x00000000

PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	JEITA2_THOT_THRESHOLD_LSB	JEITA2 TooHot threshold LSB bits [7:0]

SCHG_P_MISC_JEITA2_TCOLD_THRESHOLD_MSB | 0x00001686

Type:Read/Write

Reset: 0x00000000

PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	JEITA2_TCOLD_THRESHOLD_MSB	JEITA2 TooCold threshold MSB bits [15:8]

SCHG_P_MISC_JEITA2_TCOLD_THRESHOLD_LSB | 0x00001687

Type:Read/Write

Reset: 0x00000000

PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	JEITA2_TCOLD_THRESHOLD_LSB	JEITA2 TooCold threshold LSB bits [7:0]

SCHG_P_MISC_JEITA2_THOT_AFP_THRESHOLD_MSB | 0x00001688

Type:Read/Write

Reset: 0x00000000

PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	JEITA2_THOT_AFP_THRESHOLD_MSB	JEITA2 TooHot AFP threshold MSB bits [15:8]

SCHG_P_MISC_JEITA2_THOT_AFP_THRESHOLD_LSB | 0x00001689

Type:Read/Write

Reset: 0x00000000

PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	JEITA2_THOT_AFP_THRESHOLD_LSB	JEITA2 TooHot AFP threshold LSB bits [7:0]

SCHG_P_MISC_JEITA2_TCOLD_AFP_THRESHOLD_MSB | 0x0000168A

Type:Read/Write

Reset: 0x00000000

PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	JEITA2_TCOLD_AFP_THRESHOLD_MSB	JEITA2 TooCold AFP threshold MSB bits [15:8]

SCHG_P_MISC_JEITA2_TCOLD_AFP_THRESHOLD_LSB | 0x0000168B

Type:Read/Write

Reset: 0x00000000

PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	JEITA2_TCOLD_AFP_THRESHOLD_LSB	JEITA2 TooCold AFP threshold LSB bits [7:0]

SCHG_P_MISC_SMB_CFG | 0x00001690

Type:Read/Write

Reset: 0x00000002

PMIC_FTRIM

Bits	Name	Description
0 : 0	STAT_IRQ_PULSING_EN	STAT output (behind SMB_EN pin) Interrupt Status Options 0 = Static interrupt (stat_polarity_cfg defines polarity of irq on pin) 1 = Pulsed interrupt
1 : 1	STAT_FUNCTION_CFG	STAT output (behind SMB_EN pin) options 0 = STAT outputs IRQ Status (Not Available) 1 = STAT outputs SMB enable for Parallel Charging
2 : 2	STAT_POLARITY_CFG	STAT polarity for Parallel Charging enable 0 = STAT active high (Low to disable slave charger; High to enable slave charger) 1 = STAT active low (Low to enable slave charger; High to disable slave charger)
3 : 3	CP_EN_POLARITY_CFG	CP_EN polarity for Charge Pump Control 0 = CP_EN active high (Low to disable Charge Pump; High to enable Charge Pump) 1 = CP_EN active low (Low to enable Charge Pump; High to disable Charge Pump)
4 : 4	SMB_EN_SEL	Selects SMB_EN Pin Function 0 = Outputs STAT (Slave Charger Control) 1 = Outputs CP_EN (Charge Pump Control)

SCHG_P_MISC_LED_EN_CFG | 0x00001692

Type:Read/Write

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
0 : 0	LED_EN	Enables LED blinking feature (chg_led_on signal to HR_LED) 0 = Disabled 1 = Enabled
1 : 1	LED_DURING_CHARGING_CFG	Enables LED blinking during Charging 0 = Disabled 1 = Enabled
2 : 2	LED_DURING_SWITCHING_CFG	Enables LED blinking during Switching 0 = Disabled 1 = Enabled

SCHG_P_MISC_LED_CFG | 0x00001693

Type:Read/Write

Confidential - Qualcomm Technologies, Inc. and/or its affiliated companies - May Contain Trade Secrets

MAY CONTAIN U.S. AND INTERNATIONAL EXPORT CONTROLLED INFORMATION

Reset: 0x00000000

PMIC_FTRIM

Bits	Name	Description
2 : 0	LED_DUTY_CYCLE	LED blinking duty cycle 000 = 0% (Always Off), 001 = 12.5%, 010 = 25%, 011 = 37.5%, 100 = 50%, 101 = 62.5%, 110 = 75%, 111 = 100% (Always On) 0: LBC_DUTY_CYCLE_0PCT 1: LBC_DUTY_CYCLE_12P5PCT 2: LBC_DUTY_CYCLE_25PCT 3: LBC_DUTY_CYCLE_37P5PCT 4: LBC_DUTY_CYCLE_50PCT 5: LBC_DUTY_CYCLE_62P5PCT 6: LBC_DUTY_CYCLE_75PCT 7: LBC_DUTY_CYCLE_100PCT
6 : 4	LED_PERIOD	LED blinking period 000 = 500ms, 001 = 1000ms, 010 = 1500ms, 011 = 2000ms, 100 = 2500ms, 101 = 3000ms, 110 = 3500ms, 111 = 4000ms 0: LBC_PERIOD_500MS 1: LBC_PERIOD_1000MS 2: LBC_PERIOD_1500MS 3: LBC_PERIOD_2000MS 4: LBC_PERIOD_2500MS 5: LBC_PERIOD_3000MS 6: LBC_PERIOD_3500MS 7: LBC_PERIOD_4000MS

SCHG_P_MISC_SYSOK_CFG | 0x00001694

Type:Read/Write

Reset: 0x00000010

Bits	Name	Description
1 : 0	SYSOK_OPTIONS	Selects SYS_OK pin options; See details in MDOS 00 = Option 1: SYS_OK high if (SHDN_CMD = 0 & Battery high) OR (DC_IN present) OR (USB_IN present & CC pin debounced) 01 = Option 2: SYS_OK high if (SHDN_CMD = 0 & Battery high) OR (DC_IN present) OR (USB_IN present) 10 = Option 3: SYS_OK high if (SHDN_CMD = 0 & Battery high) 11 = Option 4: SW Override
2 : 2	SYSOK_POL	SYSOK Polarity 0 = SYSOK Active High 1 = SYSOK Active Low
3 : 3	SYSOK_OVERRIDE_VAL	SYSOK Override Value (Before polarity adjustment) 0 = SYSOK Value = 0 1 = SYSOK Value = 1
4 : 4	SYSOK_PUSH_PULL_CFG	SYS_OK pin configuration 0 = SYS_OK Open Drain 1 = SYS_OK Push Pull

SCHG_P_MISC_DIE_REG_H_THRESHOLD_MSB | 0x000016A0

Type:Read/Write

Reset: 0x00000000

Die Temp Regulation High threshold. To be set based on Die Temp ADC measurement result.
PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	DIE_REG_H_THRESHOLD_MSB	No description provided for this bit field.

SCHG_P_MISC_DIE_REG_H_THRESHOLD_LSB | 0x000016A1

Type:Read/Write

Reset: 0x00000000

PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	DIE_REG_H_THRESHOLD_LSB	No description provided for this bit field.

SCHG_P_MISC_DIE_REG_L_THRESHOLD_MSB | 0x000016A2**Type:**Read/Write**Reset:** 0x00000000

Die Temp Regulation Low threshold. To be set based on Die Temp ADC measurement result.
PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	DIE_REG_L_THRESHOLD_MSB	No description provided for this bit field.

SCHG_P_MISC_DIE_REG_L_THRESHOLD_LSB | 0x000016A3**Type:**Read/Write**Reset:** 0x00000000

PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	DIE_REG_L_THRESHOLD_LSB	No description provided for this bit field.

SCHG_P_MISC_CONNECTOR_SHDN_THRESHOLD_MSB | 0x000016A4**Type:**Read/Write**Reset:** 0x00000000

USB Connector temp. Shutdown threshold. To be set based on thermistor parameters and ADC measurement result. PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	CONNECTOR_SHDN_THRESHOLD_MSB	No description provided for this bit field.

SCHG_P_MISC_CONNECTOR_SHDN_THRESHOLD_LSB | 0x000016A5**Type:**Read/Write**Reset:** 0x00000000

PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	CONNECTOR_SHDN_THRESHOLD_LSB	No description provided for this bit field.

SCHG_P_MISC_CONNECTOR_RST_THRESHOLD_MSB | 0x000016A6

Type:Read/Write

Reset: 0x00000000

USB Connector temp. Reset threshold. To be set based on thermistor parameters and ADC measurement result. PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	CONNECTOR_RST_THRESHOLD_MSB	No description provided for this bit field.

SCHG_P_MISC_CONNECTOR_RST_THRESHOLD_LSB | 0x000016A7

Type:Read/Write

Reset: 0x00000000

PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	CONNECTOR_RST_THRESHOLD_LSB	No description provided for this bit field.

SCHG_P_MISC_CONNECTOR_REG_H_THRESHOLD_MSB | 0x000016A8

Type:Read/Write

Reset: 0x00000000

USB Connector temp. Regulation High threshold. To be set based on thermistor parameters and ADC measurement result. PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	CONNECTOR_REG_H_THRESHOLD_MSB	No description provided for this bit field.

SCHG_P_MISC_CONNECTOR_REG_H_THRESHOLD_LSB | 0x000016A9**Type:**Read/Write**Reset:** 0x00000000

PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	CONNECTOR_REG_H_THRESHOLD_LSB	No description provided for this bit field.

SCHG_P_MISC_CONNECTOR_REG_L_THRESHOLD_MSB | 0x000016AA**Type:**Read/Write**Reset:** 0x00000000

USB Connector temp. Regulation Low threshold. To be set based on thermistor parameters and ADC measurement result. PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	CONNECTOR_REG_L_THRESHOLD_MSB	No description provided for this bit field.

SCHG_P_MISC_CONNECTOR_REG_L_THRESHOLD_LSB | 0x000016AB**Type:**Read/Write**Reset:** 0x00000000

PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	CONNECTOR_REG_L_THRESHOLD_LSB	No description provided for this bit field.

SCHG_P_MISC_SKIN_SHDN_THRESHOLD_MSB | 0x000016B0**Type:**Read/Write**Reset:** 0x00000000

Skin temp. Shutdown threshold. To be set based on thermistor parameters and ADC measurement result.
PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	SKIN_SHDN_THRESHOLD_MSB	No description provided for this bit field.

SCHG_P_MISC_SKIN_SHDN_THRESHOLD_LSB | 0x000016B1

Type:Read/Write

Reset: 0x00000000

PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	SKIN_SHDN_THRESHOLD_LSB	No description provided for this bit field.

SCHG_P_MISC_SKIN_RST_THRESHOLD_MSB | 0x000016B2

Type:Read/Write

Reset: 0x00000000

Skin temp. Reset threshold. To be set based on thermistor parameters and ADC measurement result.
PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	SKIN_RST_THRESHOLD_MSB	No description provided for this bit field.

SCHG_P_MISC_SKIN_RST_THRESHOLD_LSB | 0x000016B3

Type:Read/Write

Reset: 0x00000000

PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	SKIN_RST_THRESHOLD_LSB	No description provided for this bit field.

SCHG_P_MISC_SKIN_REG_H_THRESHOLD_MSB | 0x000016B4**Type:**Read/Write**Reset:** 0x00000000

Skin temp. Regulation High threshold. To be set based on thermistor parameters and ADC measurement result. PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	SKIN_REG_H_THRESHOLD_MSB	No description provided for this bit field.

SCHG_P_MISC_SKIN_REG_H_THRESHOLD_LSB | 0x000016B5**Type:**Read/Write**Reset:** 0x00000000

PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	SKIN_REG_H_THRESHOLD_LSB	No description provided for this bit field.

SCHG_P_MISC_SKIN_REG_L_THRESHOLD_MSB | 0x000016B6**Type:**Read/Write**Reset:** 0x00000000

Skin temp. Regulation Low threshold. To be set based on thermistor parameters and ADC measurement result. PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	SKIN_REG_L_THRESHOLD_MSB	No description provided for this bit field.

SCHG_P_MISC_SKIN_REG_L_THRESHOLD_LSB | 0x000016B7**Type:**Read/Write**Reset:** 0x00000000

PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	SKIN_REG_L_THRESHOLD_LSB	No description provided for this bit field.

SCHG_P_MISC_SMB_SHDN_THRESHOLD_MSB | 0x000016B8

Type:Read/Write

Reset: 0x00000000

SMB temp. Shutdown threshold. To be set based on SMB temp. sensor or thermistor parameters and ADC measurement result. PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	SMB_SHDN_THRESHOLD_MSB	No description provided for this bit field.

SCHG_P_MISC_SMB_SHDN_THRESHOLD_LSB | 0x000016B9

Type:Read/Write

Reset: 0x00000000

PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	SMB_SHDN_THRESHOLD_LSB	No description provided for this bit field.

SCHG_P_MISC_SMB_RST_THRESHOLD_MSB | 0x000016BA

Type:Read/Write

Reset: 0x00000000

SMB temp. Reset threshold. To be set based on SMB temp. sensor or thermistor parameters and ADC measurement result. PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	SMB_RST_THRESHOLD_MSB	No description provided for this bit field.

SCHG_P_MISC_SMB_RST_THRESHOLD_LSB | 0x000016BB**Type:**Read/Write**Reset:** 0x00000000

PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	SMB_RST_THRESHOLD_LSB	No description provided for this bit field.

SCHG_P_MISC_SMB_REG_H_THRESHOLD_MSB | 0x000016BC**Type:**Read/Write**Reset:** 0x00000000

SMB temp. Regulation High threshold. To be set based on SMB temp. sensor or thermistor parameters and ADC measurement result. PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	SMB_REG_H_THRESHOLD_MSB	No description provided for this bit field.

SCHG_P_MISC_SMB_REG_H_THRESHOLD_LSB | 0x000016BD**Type:**Read/Write**Reset:** 0x00000000

PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	SMB_REG_H_THRESHOLD_LSB	No description provided for this bit field.

SCHG_P_MISC_SMB_REG_L_THRESHOLD_MSB | 0x000016BE**Type:**Read/Write**Reset:** 0x00000000

SMB temp. Regulation Low threshold. To be set based on SMB temp. sensor or thermistor parameters and ADC measurement result. PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	SMB_REG_L_THRESHOLD_MSB	No description provided for this bit field.

SCHG_P_MISC_SMB_REG_L_THRESHOLD_LSB | 0x000016BF

Type:Read/Write

Reset: 0x00000000

PMIC_LOCKEDBYBIT=LOCKBIT_D2

Bits	Name	Description
7 : 0	SMB_REG_L_THRESHOLD_LSB	No description provided for this bit field.

Module Name: USB_PD_PHY

Base Address: 0x00001700

Register Quick Reference:

Register	Offset	Type
USB_PD_PHY_REVISION1	0x00001700	Read
USB_PD_PHY_REVISION2	0x00001701	Read
USB_PD_PHY_REVISION3	0x00001702	Read
USB_PD_PHY_REVISION4	0x00001703	Read
USB_PD_PHY_PERPH_TYPE	0x00001704	Read
USB_PD_PHY_PERPH_SUBTYPE	0x00001705	Read
USB_PD_PHY_INT_RT_STS	0x00001710	Read
USB_PD_PHY_INT_SET_TYPE	0x00001711	Read/Write
USB_PD_PHY_INT_POLARITY_HIGH	0x00001712	Read/Write
USB_PD_PHY_INT_POLARITY_LOW	0x00001713	Read/Write
USB_PD_PHY_INT_LATCHED_CLR	0x00001714	Write
USB_PD_PHY_INT_EN_SET	0x00001715	Read/Write
USB_PD_PHY_INT_EN_CLR	0x00001716	Read/Write
USB_PD_PHY_INT_LATCHED_STS	0x00001718	Read
USB_PD_PHY_INT_PENDING_STS	0x00001719	Read

Register	Offset	Type
USB_PD_PHY_INT_MID_SEL	0x0000171A	Read/Write
USB_PD_PHY_INT_PRIORITY	0x0000171B	Read/Write
USB_PD_PHY_TX_SIZE	0x00001742	Read/Write
USB_PD_PHY_EN_CONTROL	0x00001746	Read/Write
USB_PD_PHY_RX_SIZE	0x00001748	Read
USB_PD_PHY_RX_ACKNOWLEDGE	0x0000174B	Read/Write
USB_PD_PHY_FR_SWAP_CTRL	0x00001750	Read/Write
USB_PD_PHY_TIMER_CTRL	0x00001758	Read/Write
USB_PD_PHY_TIMER_DATA_HIGH	0x0000175A	Read/Write
USB_PD_PHY_TIMER_DATA_LOW	0x0000175B	Read/Write
USB_PD_PHY_TX_BUFFER_n	0x00001760	Read/Write
USB_PD_PHY_RX_BUFFER_n	0x00001780	Read

USB_PD_PHY_REVISION1 | 0x00001700

Type:Read

Reset: 0x00000001

Digital Revision (Minor)

Bits	Name	Description
7 : 0	DIG_MINOR	No description provided for this bit field.

USB_PD_PHY_REVISION2 | 0x00001701

Type:Read

Reset: 0x00000002

Digital Revision (Major)

Bits	Name	Description
7 : 0	DIG_MAJOR	No description provided for this bit field.

USB_PD_PHY_REVISION3 | 0x00001702

Type:Read

Reset: 0x00000000

Analog Revision (Minor)

Bits	Name	Description
7 : 0	ANA_MINOR	No description provided for this bit field.

USB_PD_PHY_REVISION4 | 0x00001703

Type:Read

Reset: 0x00000003

Analog Revision (Major)

Bits	Name	Description
7 : 0	ANA_MAJOR	No description provided for this bit field.

USB_PD_PHY_PERPH_TYPE | 0x00001704

Type:Read

Reset: 0x00000002

Peripheral Type PMIC_CONSTANT

Bits	Name	Description
7 : 0	TYPE	No description provided for this bit field. 2: CHARGER

USB_PD_PHY_PERPH_SUBTYPE | 0x00001705

Type:Read

Reset: 0x00000068

Peripheral SubType PMIC_CONSTANT

Bits	Name	Description
7 : 0	SUBTYPE	No description provided for this bit field. 104: USB_PD_PHY

USB_PD_PHY_INT_RT_STS | 0x00001710

Type:Read

Reset: 0x00000000

Interrupt Real Time Status Bits

Bits	Name	Description
0 : 0	SIGNAL_SENT_RT_STS	SIGNAL_SENT: asserted after a signal (HardReset or CableReset) has been sent.
1 : 1	SIGNAL_RECEIVED_RT_STS	SIGNAL_RECEIVED: asserted after a signal (HardReset or CableReset) has been received.
2 : 2	MESSAGE_SENT_RT_STS	MESSAGE_SENT: asserted after a (non-GoodCRC) message has been sent AND the related GoodCRC reply has been received. This event is not generated for the automatic GoodCRC reply.
3 : 3	MESSAGE_RECEIVED_RT_STS	MESSAGE_RECEIVED: asserted after a (non-GoodCRC) message has been received AND the related automatic GoodCRC has been sent successfully (no event is generated in case sending of automatic GoodCRC fails).
4 : 4	MESSAGE_TX_FAILED_RT_STS	MESSAGE_TX_FAILED: asserted when all of the transmission attempts failed, either due to non-idle bus or to missing GoodCRC reply.
5 : 5	MESSAGE_TX_DISCARDED_RT_STS	MESSAGE_TX_DISCARDED: asserted when a message is received while a transmission request was in place. The transmission request itself is discarded.
6 : 6	MESSAGE_RX_DISCARDED_RT_STS	MESSAGE_RX_DISCARDED: asserted when a (non-GoodCRC) message has been received AND discarded (due to Rx buffer write protection) before the RX buffer is read out
7 : 7	FR_SWAP_SIGNAL_RECEIVED_RT_STS	FR_SWAP_SIGNAL_RECEIVED: The Fast-Role Swap signal has been received.

USB_PD_PHY_INT_SET_TYPE | 0x00001711**Type:**Read/Write**Reset:** 0x00000000

0 = use level trigger interrupts, 1 = use edge trigger interrupts

Bits	Name	Description
0 : 0	SIGNAL_SENT_TYPE	No description provided for this bit field.
1 : 1	SIGNAL_RECEIVED_TYPE	No description provided for this bit field.
2 : 2	MESSAGE_SENT_TYPE	No description provided for this bit field.
3 : 3	MESSAGE_RECEIVED_TYPE	No description provided for this bit field.
4 : 4	MESSAGE_TX_FAILED_TYPE	No description provided for this bit field.
5 : 5	MESSAGE_TX_DISCARDED_TYPE	No description provided for this bit field.
6 : 6	MESSAGE_RX_DISCARDED_TYPE	No description provided for this bit field.
7 : 7	FR_SWAP_SIGNAL_RECEIVED_TYPE	No description provided for this bit field.

USB_PD_PHY_INT_POLARITY_HIGH | 0x00001712**Type:**Read/Write**Reset:** 0x00000000

1= Interrupt will trigger on a level high (rising edge) event, 0 = level high triggering is disabled

Bits	Name	Description
0 : 0	SIGNAL_SENT_HIGH	No description provided for this bit field.
1 : 1	SIGNAL_RECEIVED_HIGH	No description provided for this bit field.
2 : 2	MESSAGE_SENT_HIGH	No description provided for this bit field.
3 : 3	MESSAGE_RECEIVED_HIGH	No description provided for this bit field.
4 : 4	MESSAGE_TX_FAILED_HIGH	No description provided for this bit field.
5 : 5	MESSAGE_TX_DISCARDED_HIGH	No description provided for this bit field.
6 : 6	MESSAGE_RX_DISCARDED_HIGH	No description provided for this bit field.
7 : 7	FR_SWAP_SIGNAL_RECEIVED_HIGH	No description provided for this bit field.

USB_PD_PHY_INT_POLARITY_LOW | 0x00001713**Type:**Read/Write**Reset:** 0x00000000

1' = Interrupt will trigger on a level low (falling edge) event, '0' = level low triggering is disabled

Bits	Name	Description
0 : 0	SIGNAL_SENT_LOW	No description provided for this bit field.
1 : 1	SIGNAL_RECEIVED_LOW	No description provided for this bit field.
2 : 2	MESSAGE_SENT_LOW	No description provided for this bit field.
3 : 3	MESSAGE_RECEIVED_LOW	No description provided for this bit field.
4 : 4	MESSAGE_TX_FAILED_LOW	No description provided for this bit field.
5 : 5	MESSAGE_TX_DISCARDED_LOW	No description provided for this bit field.
6 : 6	MESSAGE_RX_DISCARDED_LOW	No description provided for this bit field.
7 : 7	FR_SWAP_SIGNAL_RECEIVED_LOW	No description provided for this bit field.

USB_PD_PHY_INT_LATCHED_CLR | 0x00001714**Type:**Write**Reset:** 0x00000000

writing a '1' to this interrupt will rearm the interrupt when an interrupt is pending. It clears the internal sticky and sent bits

Bits	Name	Description
0 : 0	SIGNAL_SENT_LATCHED_CLR	No description provided for this bit field.
1 : 1	SIGNAL_RECEIVED_LATCHED_CLR	No description provided for this bit field.
2 : 2	MESSAGE_SENT_LATCHED_CLR	No description provided for this bit field.
3 : 3	MESSAGE_RECEIVED_LATCHED_CLR	No description provided for this bit field.
4 : 4	MESSAGE_TX_FAILED_LATCHED_CLR	No description provided for this bit field.
5 : 5	MESSAGE_TX_DISCARDED_LATCHED_CLR	No description provided for this bit field.
6 : 6	MESSAGE_RX_DISCARDED_LATCHED_CLR	No description provided for this bit field.
7 : 7	FR_SWAP_SIGNAL_RECEIVED_LATCHED_CLR	No description provided for this bit field.

USB_PD_PHY_INT_EN_SET | 0x00001715**Type:**Read/Write**Reset:** 0x00000000

writing '0' to this register has no effect. Writing a '1' will enable the corresponding interrupt. Reading this register will readback enable status PMIC_SET_MASK

Bits	Name	Description
0 : 0	SIGNAL_SENT_EN_SET	No description provided for this bit field.
1 : 1	SIGNAL_RECEIVED_EN_SET	No description provided for this bit field.
2 : 2	MESSAGE_SENT_EN_SET	No description provided for this bit field.
3 : 3	MESSAGE_RECEIVED_EN_SET	No description provided for this bit field.
4 : 4	MESSAGE_TX_FAILED_EN_SET	No description provided for this bit field.
5 : 5	MESSAGE_TX_DISCARDED_EN_SET	No description provided for this bit field.
6 : 6	MESSAGE_RX_DISCARDED_EN_SET	No description provided for this bit field.
7 : 7	FR_SWAP_SIGNAL_RECEIVED_EN_SET	No description provided for this bit field.

USB_PD_PHY_INT_EN_CLR | 0x00001716**Type:**Read/Write**Reset:** 0x00000000

writing '0' to this register has no effect. Writing a '1' will disable the corresponding interrupt. Reading this register will readback enable status PMIC_CLR_MASK=INT_EN_SET

Bits	Name	Description
0 : 0	SIGNAL_SENT_EN_CLR	No description provided for this bit field.
1 : 1	SIGNAL_RECEIVED_EN_CLR	No description provided for this bit field.
2 : 2	MESSAGE_SENT_EN_CLR	No description provided for this bit field.
3 : 3	MESSAGE_RECEIVED_EN_CLR	No description provided for this bit field.
4 : 4	MESSAGE_TX_FAILED_EN_CLR	No description provided for this bit field.
5 : 5	MESSAGE_TX_DISCARDED_EN_CLR	No description provided for this bit field.
6 : 6	MESSAGE_RX_DISCARDED_EN_CLR	No description provided for this bit field.
7 : 7	FR_SWAP_SIGNAL_RECEIVED_EN_CLR	No description provided for this bit field.

USB_PD_PHY_INT_LATCHED_STS | 0x00001718**Type:**Read**Reset:** 0x00000000

Debug: Latched (Sticky) Interrupt. '1' indicates that the interrupt has triggered. Once the latched bit is set it can only be cleared by writing the clear bit.

Bits	Name	Description
0 : 0	SIGNAL_SENT_LATCHED_STS	No description provided for this bit field.
1 : 1	SIGNAL_RECEIVED_LATCHED_STS	No description provided for this bit field.
2 : 2	MESSAGE_SENT_LATCHED_STS	No description provided for this bit field.
3 : 3	MESSAGE_RECEIVED_LATCHED_STS	No description provided for this bit field.
4 : 4	MESSAGE_TX_FAILED_LATCHED_STS	No description provided for this bit field.
5 : 5	MESSAGE_TX_DISCARDED_LATCHED_STS	No description provided for this bit field.
6 : 6	MESSAGE_RX_DISCARDED_LATCHED_STS	No description provided for this bit field.
7 : 7	FR_SWAP_SIGNAL_RECEIVED_LATCHED_STS	No description provided for this bit field.

USB_PD_PHY_INT_PENDING_STS | 0x00001719**Type:**Read**Reset:** 0x00000000

Debug: Pending is set if interrupt has been sent but not cleared.

Bits	Name	Description
0 : 0	SIGNAL_SENT_PENDING_STS	No description provided for this bit field.
1 : 1	SIGNAL_RECEIVED_PENDING_STS	No description provided for this bit field.
2 : 2	MESSAGE_SENT_PENDING_STS	No description provided for this bit field.
3 : 3	MESSAGE_RECEIVED_PENDING_STS	No description provided for this bit field.
4 : 4	MESSAGE_TX_FAILED_PENDING_STS	No description provided for this bit field.
5 : 5	MESSAGE_TX_DISCARDED_PENDING_STS	No description provided for this bit field.
6 : 6	MESSAGE_RX_DISCARDED_PENDING_STS	No description provided for this bit field.
7 : 7	FR_SWAP_SIGNAL_RECEIVED_PENDING_STS	No description provided for this bit field.

USB_PD_PHY_INT_MID_SEL | 0x0000171A

Type:Read/Write

Reset: 0x00000000

Selects the MID that will receive the interrupt

Bits	Name	Description
1 : 0	INT_MID_SEL	No description provided for this bit field.

USB_PD_PHY_INT_PRIORITY | 0x0000171B

Type:Read/Write

Reset: 0x00000000

SR=0 A=1

Bits	Name	Description
0 : 0	INT_PRIORITY	No description provided for this bit field.

USB_PD_PHY_TX_SIZE | 0x00001742

Type:Read/Write

Reset: 0x00000000

Number of bytes to be transmitted

Bits	Name	Description
4 : 0	TX_SIZE	Size of the data to be sent, decreased by one. No validity/bound check is performed

USB_PD_PHY_EN_CONTROL | 0x00001746

Type:Read/Write

Reset: 0x00000000

General control register

Bits	Name	Description
0 : 0	ENABLE	USB PD_PHY Enable 0 = PD PHY is disabled 1 = PD PHY is enabled When it is disabled only System Register content is preserved while the rest of registers and logic is kept in reset. 0: PDPHY_DISABLED 1: PDPHY_ENABLED

USB_PD_PHY_RX_SIZE | 0x00001748

Type:Read

Reset: 0x00000000

Number of bytes received

Bits	Name	Description
4 : 0	RX_SIZE	Size of the data that was received, decreased by one

USB_PD_PHY_RX_ACKNOWLEDGE | 0x0000174B

Type:Read/Write

Reset: 0x00000000

Rx buffer access control

Bits	Name	Description
0 : 0	RX_BUFFER_TOKEN	The token that sets/indicates the ownership of the RXBuffer. 0: RXBuffer is owned by PD PHY Rx HW. a. Rx HW can write to the RXBuffer. b. Rx HW sets this token bit to '1' after storing the message to RXBuffer. c. SW read of RXBuffer while the token is '0' should be treated as invalid. 1: RXBuffer is owned by PD PHY SW. a. SW can read from the RXBuffer. b. SW clears this token bit to '0' after reading out the message. c. If Rx HW receives a (non-GoodCRC) message while the token is '1', Rx HW shall NOT fill in the RxBuffer, but i. trash the message just received, ii. increment the RX_MSG_MISSED counter, iii. do NOT generate the GoodCRC message, so that the sender can resend the message and iv. generate the MESSAGE_RX_DISCARDED interrupt

USB_PD_PHY_FR_SWAP_CTRL | 0x00001750

Type:Read/Write

Reset: 0x00000000

Controls fast-role swap

Bits	Name	Description
0 : 0	FRS_RX_EN	Enable the fast-role swap receiver.

USB_PD_PHY_TIMER_CTRL | 0x00001758

Type:Read/Write

Reset: 0x00000001

PD Timer Control

Bits	Name	Description
1 : 0	TIMER_CLK_SEL	PD Timer Clock Select: 00: 1kHz 01: 10kHz 10: 100kHz 11: Reserved

Bits	Name	Description
4 : 4	TIMER_MODE	PD timer mode 0: One time 1: Continuous
7 : 7	TIMER_EN	PD Timer Enable 0: Enabled 1: Disabled

USB_PD_PHY_TIMER_DATA_HIGH | 0x0000175A

Type:Read/Write

Reset: 0x00000000

PD Timer Data

Bits	Name	Description
7 : 0	TIMER_DATA_HIGH	PD Timer Data High byte

USB_PD_PHY_TIMER_DATA_LOW | 0x0000175B

Type:Read/Write

Reset: 0x00000000

PD Timer Data

Bits	Name	Description
7 : 0	TIMER_DATA_LOW	PD Timer Data Low byte

USB_PD_PHY_TX_BUFFER_n, n=[0..29] | 0x00001760 + (0x1*n)

Type:Read/Write

Reset: 0x00000000

30 bytes used as TX buffer. Transmission starts from TXBuffer_0 PMIC_ARRAY

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

USB_PD_PHY_RX_BUFFER_n, n=[0..29] | 0x00001780 + (0x1*n)

Type:Read

Reset: 0x00000000

30 bytes used as RX buffer. Bytes are stored starting from RXBuffer_0 PMIC_ARRAY

Bits	Name	Description
7 : 0	DATA	No description provided for this bit field.

Module Name: SCHG_P_FREQ

Base Address: 0x00001800

Register Quick Reference:

Register	Offset	Type
SCHG_P_FREQ_CLK_ENABLE	0x00001846	Read/Write
SCHG_P_FREQ_CLK_DIV	0x00001850	Read/Write
SCHG_P_FREQ_CLK_PHASE	0x00001851	Read/Write
SCHG_P_FREQ_GANG_CTL1	0x000018C0	Read/Write
SCHG_P_FREQ_GANG_CTL2	0x000018C1	Read/Write

SCHG_P_FREQ_CLK_ENABLE | 0x00001846

Type:Read/Write

Reset: 0x00000001

No description provided for this register.

Bits	Name	Description
0 : 0	FOLLOW_CLK_SX_REQ	0 = ignore smps_clk_req<X> 1 = clock is enabled when the clocks request is high smps_clk_req<X>='1' 0: FOLLOW_CLK_REQ_DISABLED 1: FOLLOW_CLK_REQ_ENABLED
7 : 7	EN_CLK_INT	0 = do not force the clock on 1 = enable the clock 0: FORCE_EN_DISABLED 1: FORCE_EN_ENABLED

SCHG_P_FREQ_CLK_DIV | 0x00001850

Type:Read/Write

Reset: 0x00000008

PMIC_GANGED

Bits	Name	Description
3 : 0	CLK_DIV	clock_frequency = 19.2MHz / (CLK_DIV + 1) FTS2 Buck supports 3.2, 4.8, 6.4 and 9.6 MHz HF2 Buck supports 1.6, 2.4, 2.74, 3.2, 3.8, 4.8, and 6.4 MHz CLK_DIV = 0 is not supported, it will generate 9.6 MHz 0: FREQ_9M6HZ_0 1: FREQ_9M6HZ 2: FREQ_6M4HZ 3: FREQ_4M8HZ 4: FREQ_3M8HZ 5: FREQ_3M2HZ 6: FREQ_2M7HZ 7: FREQ_2M4HZ 8: FREQ_2M1HZ 9: FREQ_1M9HZ 10: FREQ_1M7HZ 11: FREQ_1M6HZ 12: FREQ_1M5HZ 13: FREQ_1M4HZ 14: FREQ_1M3HZ 15: FREQ_1M2HZ

SCHG_P_FREQ_CLK_PHASE | 0x00001851

Type:Read/Write

Reset: 0x00000002

No description provided for this register.

Bits	Name	Description
3 : 0	CLK_PHASE	Distributed clock phase select: clock phase delay = clock period * (CLK_PHASE / 16)

SCHG_P_FREQ_GANG_CTL1 | 0x000018C0

Type:Read/Write

Reset: 0x00000011

No description provided for this register.

Bits	Name	Description
7 : 0	GANG_LEADER_PID	When GANG_EN (GANG_CTL2[7]) is set, this peripheral will write the same data that is written to the gang leader Peripheral ID. Reads to the gang leader Peripheral ID are ignored by this peripheral. Ganged peripherals must reside within the same Slave ID

SCHG_P_FREQ_GANG_CTL2 | 0x000018C1

Type:Read/Write

Reset: 0x00000080

No description provided for this register.

Bits	Name	Description
7 : 7	GANG_EN	0 = disable 1 = enable When enabled, this peripheral will write the same data that is written to the gang leader PID. Reads to the gang leader PID are ignored by this peripheral 0: GANGING_DISABLED 1: GANGING_ENABLED

Module Name: SCHG_P_OTP_HDR

Base Address: 0x00001900

Register Quick Reference:

Register	Offset	Type
SCHG_P_OTP_HDR_REVISION1	0x00001900	Read
SCHG_P_OTP_HDR_REVISION2	0x00001901	Read
SCHG_P_OTP_HDR_PERPH_TYPE	0x00001904	Read
SCHG_P_OTP_HDR_PERPH_SUBTYPE	0x00001905	Read

SCHG_P_OTP_HDR_REVISION1 | 0x00001900

Type:Read

Reset: 0x00000000

HW Version Register [7:0] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MINOR	This number is incremented for digital change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Minor resets to zero when Major increments

SCHG_P_OTP_HDR_REVISION2 | 0x00001901

Type:Read

Reset: 0x00000000

HW Version Register [15:8] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MAJOR	This number is incremented when changes are made to the digital HW that are not backwards compatible with existing software.

SCHG_P_OTP_HDR_PERPH_TYPE | 0x00001904

Type:Read

Reset: 0x00000002

Peripheral Type PMIC_CONSTANT

Bits	Name	Description
7 : 0	TYPE	Charger

SCHG_P_OTP_HDR_PERPH_SUBTYPE | 0x00001905

Type:Read

Reset: 0x00000069

Peripheral SubType PMIC_CONSTANT

Bits	Name	Description
7 : 0	SUBTYPE	Charger

Module Name: REVID1

Base Address: 0x00010100

Register Quick Reference:

Register	Offset	Type
REVID1_REVISION1	0x00010100	Read/Write
REVID1_REVISION2	0x00010101	Read
REVID1_REVISION3	0x00010102	Read
REVID1_REVISION4	0x00010103	Read
REVID1_PERPH_TYPE	0x00010104	Read
REVID1_PERPH_SUBTYPE	0x00010105	Read

REVID1_REVISION1 | 0x00010100

Type:Read/Write

Reset: 0x00000000

HW Version Register [7:0]

Bits	Name	Description
7 : 0	RFU	Reserved for future use

REVID1_REVISION2 | 0x00010101

Type:Read

Reset: 0x00000000

HW Version Register [15:8]

Bits	Name	Description
7 : 0	VARIANT	This field indicates the chip variant

REVID1_REVISION3 | 0x00010102

Type:Read

Reset: 0x00000000

HW Version Register [23:16]

Bits	Name	Description
7 : 0	METAL	This number is incremented on a metal-only revision of the chip

REVID1_REVISION4 | 0x00010103

Type:Read

Reset: 0x00000001

HW Version Register [31:24]

Bits	Name	Description
7 : 0	ALL_LAYER	This number is incremented everytime there is an all layer revision of the chip

REVID1_PERPH_TYPE | 0x00010104

Type:Read

Reset: 0x00000051

Peripheral Type PMIC_CONSTANT

Bits	Name	Description
7 : 0	TYPE	REVID (This tells you that you are talking to a PMIC)

REVID1_PERPH_SUBTYPE | 0x00010105

Type:Read

Reset: 0x0000002E

Peripheral SubType PMIC_CONSTANT

Bits	Name	Description
7 : 0	SUBTYPE	This is PM7xxxB(Tioman)

Module Name: BMD

Base Address: 0x00001A00

Register Quick Reference:

Register	Offset	Type
BMD_REVISION1	0x00001A00	Read
BMD_REVISION2	0x00001A01	Read
BMD_REVISION3	0x00001A02	Read
BMD_REVISION4	0x00001A03	Read
BMD_PERPH_TYPE	0x00001A04	Read
BMD_PERPH_SUBTYPE	0x00001A05	Read
BMD_BAT_MISS_STS	0x00001A08	Read
BMD_BMD_FSM_STS	0x00001A09	Read
BMD_INT_RT_STS	0x00001A10	Read
BMD_INT_SET_TYPE	0x00001A11	Read/Write
BMD_INT_POLARITY_HIGH	0x00001A12	Read/Write
BMD_INT_POLARITY_LOW	0x00001A13	Read/Write
BMD_INT_LATCHED_CLR	0x00001A14	Write
BMD_INT_EN_SET	0x00001A15	Read/Write
BMD_INT_EN_CLR	0x00001A16	Read/Write
BMD_INT_LATCHED_STS	0x00001A18	Read
BMD_INT_PENDING_STS	0x00001A19	Read
BMD_INT_MID_SEL	0x00001A1A	Read/Write
BMD_INT_PRIORITY	0x00001A1B	Read/Write
BMD_BMD_MODE_CTL	0x00001A40	Read/Write
BMD_BMD_TIMING	0x00001A41	Read/Write
BMD_BMD_DEB_CTL	0x00001A42	Read/Write
BMD_BMD_CTL	0x00001A43	Read/Write
BMD_BMD_SRC_CTL	0x00001A44	Read/Write
BMD_BMD_ADC_CTL	0x00001A45	Read/Write
BMD_BMD_EN	0x00001A46	Read/Write
BMD_BMD_ADC_DLY	0x00001A47	Read/Write

BMD_REVISION1 | 0x00001A00**Type:**Read**Reset:** 0x00000001

HW Version Register [7:0] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MINOR	This number is incremented for digital change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Minor resets to zero when Major increments

BMD_REVISION2 | 0x00001A01**Type:**Read**Reset:** 0x00000000

HW Version Register [15:8] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MAJOR	This number is incremented when changes are made to the digital HW that are not backwards compatible with existing software. 1 - Digital change related to fg_bsi_tx_disable is not SW backwards compatible.

BMD_REVISION3 | 0x00001A02**Type:**Read**Reset:** 0x00000000

HW Version Register [23:16]

Bits	Name	Description
7 : 0	ANA_MINOR	This number is incremented for analog change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

BMD_REVISION4 | 0x00001A03**Type:**Read**Reset:** 0x00000000

HW Version Register [31:24]

Bits	Name	Description
7 : 0	ANA_MAJOR	This number is incremented when changes are made to the analog HW that are not backwards compatible with existing software. 1 - New signal fg_bsi_tx_disable from analog is not SW backward compatible.

BMD_PERPH_TYPE | 0x00001A04**Type:**Read**Reset:** 0x00000009

Peripheral Type PMIC_CONSTANT

Bits	Name	Description
7 : 0	TYPE	ALARM 9: ALARM

BMD_PERPH_SUBTYPE | 0x00001A05**Type:**Read**Reset:** 0x00000007

Peripheral SubType PMIC_CONSTANT

Bits	Name	Description
7 : 0	SUBTYPE	BMD 7: BMD

BMD_BAT_MISS_STS | 0x00001A08**Type:**Read

Reset: 0x00000000

Battery missing event status

Bits	Name	Description
0 : 0	BAT_MISS_RAW	Once the BMD comparator output asserts, this status bit will latch the result and it won't be cleared until this register is written. 0: BATT_PRESENT 1: BATT_GONE
1 : 1	BAT_MISS_DEB	Once the BMD debouncer output asserts, this status bit will latch the result and it won't be cleared until this register is written. 0: BATT_PRESENT 1: BATT_GONE

BMD_BMD_FSM_STS | 0x00001A09

Type:Read

Reset: 0x00000000

BMD FSMs status

Bits	Name	Description
2 : 0	BMD_STATE	0 - BMD_IDLE; 1 - BMD_PWR_UP; 2 - BMD_RMV_BLANK; 3 - BMD_ACTIVE; 4 - BMD_PWR_DN; 5 - BMD_TIMER_EN; 6 - BMD_ADC_ACTIVE 0: BMD_IDLE 1: BMD_PWR_UP 2: BMD_RMV_BLANK 3: BMD_ACTIVE 4: BMD_PWR_DN 5: BMD_TIMER_EN 6: BMD_ADC_ACTIVE
5 : 4	RATE_STATE	0 - Idle mode; 1 - Continuous mode; 2 - Sleep mode; 3 - Off mode 0: IDLE_RATE 1: CONT_RATE 2: SLEEP_RATE 3: OFF_RATE

BMD_INT_RT_STS | 0x00001A10

Type:Read

Reset: 0x00000000

Interrupt Real Time Status Bits

Bits	Name	Description
0 : 0	NODEB_BAT_GONE_RT_STS	non debounced raw battery removal 0: INT_RT_STATUS_LOW 1: INT_RT_STATUS_HIGH
1 : 1	DEB_BAT_GONE_RT_STS	debounced battery removal 0: INT_RT_STATUS_LOW 1: INT_RT_STATUS_HIGH

BMD_INT_SET_TYPE | 0x00001A11

Type:Read/Write

Reset: 0x00000000

0 = use level trigger interrupts, 1 = use edge trigger interrupts

Bits	Name	Description
0 : 0	NODEB_BAT_GONE_SET_TYPE	non debounced raw battery removal 0: LEVEL 1: EDGE
1 : 1	DEB_BAT_GONE_SET_TYPE	debounced battery removal 0: LEVEL 1: EDGE

BMD_INT_POLARITY_HIGH | 0x00001A12

Type:Read/Write

Reset: 0x00000000

1= Interrupt will trigger on a level high (rising edge) event, 0 = level high triggering is disabled

Bits	Name	Description
0 : 0	NODEB_BAT_GONE_POLARITY_HIGH	non debounced raw battery removal 0: HIGH_TRIGGER_DISABLED 1: HIGH_TRIGGER_ENABLED
1 : 1	DEB_BAT_GONE_POLARITY_HIGH	debounced battery removal 0: HIGH_TRIGGER_DISABLED 1: HIGH_TRIGGER_ENABLED

BMD_INT_POLARITY_LOW | 0x00001A13**Type:**Read/Write**Reset:** 0x00000000

1' = Interrupt will trigger on a level low (falling edge) event, '0' = level low triggering is disabled

Bits	Name	Description
0 : 0	NODEB_BAT_GONE_POLARITY_LOW	non debounced raw battery removal 0: LOW_TRIGGER_DISABLED 1: LOW_TRIGGER_ENABLED
1 : 1	DEB_BAT_GONE_POLARITY_LOW	debounced battery removal 0: LOW_TRIGGER_DISABLED 1: LOW_TRIGGER_ENABLED

BMD_INT_LATCHED_CLR | 0x00001A14**Type:**Write**Reset:** 0x00000000

writing a '1' to this interrupt will rearm the interrupt when an interrupt is pending. It clears the internal sticky and sent bits

Bits	Name	Description
0 : 0	NODEB_BAT_GONE_LATCHED_CLR	non debounced raw battery removal
1 : 1	DEB_BAT_GONE_LATCHED_CLR	debounced battery removal

BMD_INT_EN_SET | 0x00001A15**Type:**Read/Write**Reset:** 0x00000000

writing '0' to this register has no effect. Writing a '1' will enable the corresponding interrupt. Reading this register will readback enable status PMIC_SET_MASK

Bits	Name	Description
0 : 0	NODEB_BAT_GONE_EN_SET	non debounced raw battery removal 0: INT_DISABLED 1: INT_ENABLED
1 : 1	DEB_BAT_GONE_EN_SET	debounced battery removal 0: INT_DISABLED 1: INT_ENABLED

BMD_INT_EN_CLR | 0x00001A16

Type:Read/Write

Reset: 0x00000000

writing '0' to this register has no effect. Writing a '1' will disable the corresponding interrupt. Reading this register will readback enable status PMIC_CLR_MASK=INT_EN_SET

Bits	Name	Description
0 : 0	NODEB_BAT_GONE_EN_CLR	non debounced raw battery removal 0: INT_DISABLED 1: INT_ENABLED
1 : 1	DEB_BAT_GONE_EN_CLR	debounced battery removal 0: INT_DISABLED 1: INT_ENABLED

BMD_INT_LATCHED_STS | 0x00001A18

Type:Read

Reset: 0x00000000

Debug: Latched (Sticky) Interrupt. '1' indicates that the interrupt has triggered. Once the latched bit is set it can only be cleared by writing the clear bit.

Bits	Name	Description
0 : 0	NODEB_BAT_GONE_LATCHED_STS	non debounced raw battery removal 0: NO_INT_LATCHED 1: INTERRUPT_LATCHED
1 : 1	DEB_BAT_GONE_LATCHED_STS	debounced battery removal 0: NO_INT_LATCHED 1: INTERRUPT_LATCHED

BMD_INT_PENDING_STS | 0x00001A19**Type:**Read**Reset:** 0x00000000

Debug: Pending is set if interrupt has been sent but not cleared.

Bits	Name	Description
0 : 0	NODEB_BAT_GONE_PENDING_STS	non debounced raw battery removal 0: NO_INT_PENDING 1: INTERRUPT_PENDING
1 : 1	DEB_BAT_GONE_PENDING_STS	debounced battery removal 0: NO_INT_PENDING 1: INTERRUPT_PENDING

BMD_INT_MID_SEL | 0x00001A1A**Type:**Read/Write**Reset:** 0x00000000

Selects the MID that will receive the interrupt

Bits	Name	Description
1 : 0	INT_MID_SEL	No description provided for this bit field. 0: MID0 1: MID1 2: MID2 3: MID3

BMD_INT_PRIORITY | 0x00001A1B**Type:**Read/Write**Reset:** 0x00000000

SR=0 A=1

Bits	Name	Description
0 : 0	INT_PRIORITY	No description provided for this bit field. 0: SR 1: A

BMD_BMD_MODE_CTL | 0x00001A40

Type:Read/Write

Reset: 0x00000000

The BMD rate mode control register. Write '1' to any fields will force BMD into a particular rate. However, if multiple fields are written with '1's, the BMD logic will pick the rate based on the following priority: FORCE_CONT_MODE > FORCE_SLEEP_RATE > FORCE_OFF_RATE. Once the BMD is forced into a particular rate, the BMD will ignore the BMD_CMD_CTL register and its pon_ok input.
PMIC_SYNC=clk_32khz:perph_rb

Bits	Name	Description
0 : 0	FORCE_OFF_MODE	1 - force a off-rate BMD (the actual sleep rate is controlled by the BMD_SLEEP_RATE register field); 0 - No effect 0: NO_FORCE_OFF_MODE 1: FORCE_OFF_MODE
1 : 1	FORCE_SLEEP_MODE	1 - force a sleep-rate BMD (the actual sleep rate is controlled by the BMD_SLEEP_RATE register field); 0 - No effect 0: NO_FORCE_SLEEP_MODE 1: FORCE_SLEEP_MODE
2 : 2	FORCE_CONT_MODE	1 - force a continuous BMD; 0 - No effect 0: NO_FORCE_CONT_MODE 1: FORCE_CONT_MODE

BMD_BMD_TIMING | 0x00001A41

Type:Read/Write

Reset: 0x0000001A

The BMD rate setting register. Under sleep or off rate modes, to reduce power consumption, after the BMD circuitry (comparator and debouncer) is turned on and settled, it will be turned off and won't be turned on again until after a delay specified by this register. PMIC_STATIC, PMIC_LOCKEDBYBIT=LOCKBIT_BMD

Bits	Name	Description
3 : 0	BMD_OFF_RATE	The delay between active active battery missing detections under off mode. If BMD_OFF_RATE = 0, the delay = 0; otherwise, the delay = $2^{(BMD_OFF_RATE - 1)}$ milli-seconds. 0: DLY_0_MS 1: DLY_1_MS 2: DLY_2_MS 3: DLY_4_MS 4: DLY_8_MS 5: DLY_16_MS 6: DLY_32_MS 7: DLY_64_MS 8: DLY_128_MS 9: DLY_256_MS 10: DLY_512_MS 11: DLY_1024_MS 12: DLY_2048_MS 13: DLY_4096_MS 14: DLY_8192_MS 15: DLY_16384_MS
7 : 4	BMD_SLEEP_RATE	The delay between active active battery missing detections under sleep mode. If BMD_SLEEP_RATE = 0, the delay = 0; otherwise, the delay = $2^{(BMD_SLEEP_RATE - 1)}$ milli-seconds. 0: DLY_0_MS 1: DLY_1_MS 2: DLY_2_MS 3: DLY_4_MS 4: DLY_8_MS 5: DLY_16_MS 6: DLY_32_MS 7: DLY_64_MS 8: DLY_128_MS 9: DLY_256_MS 10: DLY_512_MS 11: DLY_1024_MS 12: DLY_2048_MS 13: DLY_4096_MS 14: DLY_8192_MS 15: DLY_16384_MS

BMD_BMD_DEB_CTL | 0x00001A42

Type:Read/Write

Reset: 0x00000022

The BMD debouncer control register PMIC_STATIC, PMIC_LOCKEDBYBIT=LOCKBIT_BMD

Bits	Name	Description
3 : 0	BAT_GONE_POS_EDGE_DEB	battery removal rising-edge debouncer timing (unit: 32kHz Sleep Clock Cycle) The debounce time = 2*BAT_GONE_NEG_EDGE+DEB 32kHz sleep clock cycles A maximum one sleep clock cycle uncertainty shall be expected on top of each programmed value. For example: 0: 0 - 1 sleep clock 1: 2 - 3 sleep clocks 15: 30 - 31 sleep clocks Battery detection is active only when BMD is enabled (BMD_EN=1). 0: DEB_0_US 1: DEB_61_US 2: DEB_122_US 3: DEB_183_US 4: DEB_244_US 5: DEB_305_US 6: DEB_366_US 7: DEB_427_US 8: DEB_488_US 9: DEB_549_US 10: DEB_610_US 11: DEB_671_US 12: DEB_733_US 13: DEB_794_US 14: DEB_855_US 15: DEB_916_US

Bits	Name	Description
7 : 4	BAT_GONE_NEG_EDGE_DEB	battery removal falling-edge debouncer timing (unit: 32kHz Sleep Clock Cycle) The debounce time = 2*BAT_GONE_NEG_EDGE+DEB 32kHz sleep clock cycles A maximum one sleep clock cycle uncertainty shall be expected on top of each programmed value. For example: 0: 0 - 1 sleep clock 1: 2 - 3 sleep clocks 15: 30 - 31 sleep clocks Battery detection is active only when BMD is enabled (BMD_EN=1). 0: DEB_0_US 1: DEB_61_US 2: DEB_122_US 3: DEB_183_US 4: DEB_244_US 5: DEB_305_US 6: DEB_366_US 7: DEB_427_US 8: DEB_488_US 9: DEB_549_US 10: DEB_610_US 11: DEB_671_US 12: DEB_733_US 13: DEB_794_US 14: DEB_855_US 15: DEB_916_US

BMD_BMD_CTL | 0x00001A43

Type:Read/Write

Reset: 0x0000000D

The BMD threshold control register PMIC_STATIC

Bits	Name	Description
3 : 0	BMD_THR	battery removal comparator threshold. The threshold is set to a ratio of the aVdd rail at 1.8V. 0 - 36%, 1 - 40%, 2 - 44%, 3 - 48%, 4 - 52%, 5 - 56%, 6 - 60%, 7 - 64%, 8 - 68%, 9 - 72%, 10 - 76%, 11 - 80%, 12 - 84%, 13 - 88%, 14 - 92%, 15 - 96% 0: AVDD_36PERCENT 1: AVDD_40PERCENT 2: AVDD_44PERCENT 3: AVDD_48PERCENT 4: AVDD_52PERCENT 5: AVDD_56PERCENT 6: AVDD_60PERCENT 7: AVDD_64PERCENT 8: AVDD_68PERCENT 9: AVDD_72PERCENT 10: AVDD_76PERCENT 11: AVDD_80PERCENT 12: AVDD_84PERCENT 13: AVDD_88PERCENT 14: AVDD_92PERCENT 15: AVDD_96PERCENT

BMD_BMD_SRC_CTL | 0x00001A44

Type:Read/Write

Reset: 0x00000000

The BMD input source control register PMIC_STATIC, PMIC_LOCKEDBYBIT=LOCKBIT_BMD

Bits	Name	Description
0 : 0	BAT_THERM	battery removal comparator input select. 1 - BAT_THERM; 0 - BAT_ID 0: BAT_ID 1: BAT_THERM

BMD_BMD_ADC_CTL | 0x00001A45

Type:Read/Write

Reset: 0x00000000

The BMD<->ADC interaction control register PMIC_STATIC, PMIC_LOCKEDBYBIT=LOCKBIT_BMD

Bits	Name	Description
0 : 0	EN_BMD_IN_BAT_CONV	This field determines whether still to enable the BMD comparator when the ADC is conducting conversion on BAT_THERM or BAT_ID and the BMD comparator is also using BAT_THERM or BAT_ID as its input respectively. 1 - Still enable BMD in BAT_ID or BAT_THERM ADC conversion; 0 - Automatically disable BMD in BAT_ID or BAT_THERM ADC conversion when BMD is happened or use the same pin as its input source. 0: DIS_BMD_IN_BAT_CONV 1: EN_BMD_IN_BAT_CONV

BMD_BMD_EN | 0x00001A46

Type:Read/Write

Reset: 0x00000000

BMD master enable register PMIC_LOCKEDBYBIT=LOCKBIT_BMD

Bits	Name	Description
7 : 7	BMD_EN	BMD master enable. 1 - Enabled; 0 - Disabled 0: BMD_DIS 1: BMD_EN

BMD_BMD_ADC_DLY | 0x00001A47

Type:Read/Write

Reset: 0x00000000

The BMD<->ADC delay control register PMIC_STATIC, PMIC_LOCKEDBYBIT=LOCKBIT_BMD, PMIC_SYNC=clk_32khz:perph_rb

Bits	Name	Description
3 : 0	BAT_CONV_DLY	This field controls how long the BMD comparator output will be blanked after the ADC completes the BAT_ID or BAT_THERM measurement (based on BMD_SRC_CTL register). The delay is given by n*2 ms. 0: DLY_0 1: DLY_2MS 2: DLY_4MS 3: DLY_6MS 4: DLY_8MS 5: DLY_10MS 6: DLY_12MS 7: DLY_14MS 8: DLY_16MS 9: DLY_18MS 10: DLY_20MS 11: DLY_22MS 12: DLY_24MS 13: DLY_26MS 14: DLY_28MS 15: DLY_30MS

Module Name: BCLBIG_COMP

Base Address: 0x00001D00

Register Quick Reference:

Register	Offset	Type
BCLBIG_COMP_REVISION1	0x00001D00	Read
BCLBIG_COMP_REVISION2	0x00001D01	Read
BCLBIG_COMP_REVISION3	0x00001D02	Read
BCLBIG_COMP_REVISION4	0x00001D03	Read
BCLBIG_COMP_PERPH_TYPE	0x00001D04	Read
BCLBIG_COMP_PERPH_SUBTYPE	0x00001D05	Read
BCLBIG_COMP_STATUS	0x00001D08	Read
BCLBIG_COMP_STATUS1	0x00001D09	Read
BCLBIG_COMP_STATUS2	0x00001D0A	Read
BCLBIG_COMP_STATUS3	0x00001D0B	Read
BCLBIG_COMP_STATUS_BA	0x00001D0C	Read
BCLBIG_COMP_STATUS_ALARM	0x00001D0D	Read
BCLBIG_COMP_STATUS_BCL	0x00001D0E	Read
BCLBIG_COMP_STATUS_BAT_MISS	0x00001D0F	Read
BCLBIG_COMP_INT_RT_STS	0x00001D10	Read

Register	Offset	Type
BCLBIG_COMP_INT_SET_TYPE	0x00001D11	Read/Write
BCLBIG_COMP_INT_POLARITY_HIGH	0x00001D12	Read/Write
BCLBIG_COMP_INT_POLARITY_LOW	0x00001D13	Read/Write
BCLBIG_COMP_INT_LATCHED_CLR	0x00001D14	Write
BCLBIG_COMP_INT_EN_SET	0x00001D15	Read/Write
BCLBIG_COMP_INT_EN_CLR	0x00001D16	Read/Write
BCLBIG_COMP_INT_LATCHED_STS	0x00001D18	Read
BCLBIG_COMP_INT_PENDING_STS	0x00001D19	Read
BCLBIG_COMP_INT_MID_SEL	0x00001D1A	Read/Write
BCLBIG_COMP_INT_PRIORITY	0x00001D1B	Read/Write
BCLBIG_COMP_MODE_CTL	0x00001D40	Read/Write
BCLBIG_COMP_MODE_CTL1	0x00001D41	Read/Write
BCLBIG_COMP_MODE_CTL2	0x00001D42	Read/Write
BCLBIG_COMP_MODE_CTL3	0x00001D43	Read/Write
BCLBIG_COMP_EN_CTL1	0x00001D46	Read/Write
BCLBIG_COMP_VADC_L0_THR	0x00001D48	Read/Write
BCLBIG_COMP_VCMP_L1_THR	0x00001D49	Read/Write
BCLBIG_COMP_VCMP_L2_THR	0x00001D4A	Read/Write
BCLBIG_COMP_IADC_H0_THR	0x00001D4B	Read/Write
BCLBIG_COMP_IADC_H1_THR	0x00001D4C	Read/Write
BCLBIG_COMP_IADC_LOW_PWR_THR	0x00001D4D	Read/Write
BCLBIG_COMP_IADC_LOW_PWR_CFG	0x00001D4E	Read/Write
BCLBIG_COMP_VADC_L0_DGL_CTL	0x00001D50	Read/Write
BCLBIG_COMP_VCMP_L1_DGL_CTL	0x00001D51	Read/Write
BCLBIG_COMP_VCMP_L2_DGL_CTL	0x00001D52	Read/Write
BCLBIG_COMP_VCMP_BA_DGL_CTL	0x00001D53	Read/Write
BCLBIG_COMP_VCMP_BF_DGL_CTL	0x00001D54	Read/Write
BCLBIG_COMP_IADC_H0_DGL_CTL	0x00001D55	Read/Write
BCLBIG_COMP_IADC_H1_DGL_CTL	0x00001D56	Read/Write
BCLBIG_COMP_IADC_H2_DGL_CTL	0x00001D57	Read/Write
BCLBIG_COMP_IADC_BA_DGL_CTL	0x00001D58	Read/Write
BCLBIG_COMP_IADC_BF_DGL_CTL	0x00001D59	Read/Write

Register	Offset	Type
BCLBIG_COMP_BOB_L0_DGL_CTL	0x00001D5A	Read/Write
BCLBIG_COMP_BOB_L1_DGL_CTL	0x00001D5B	Read/Write
BCLBIG_COMP_BOB_L2_DGL_CTL	0x00001D5C	Read/Write
BCLBIG_COMP_FL_L0_DGL_CTL	0x00001D5D	Read/Write
BCLBIG_COMP_FL_L1_DGL_CTL	0x00001D5E	Read/Write
BCLBIG_COMP_FL_L2_DGL_CTL	0x00001D5F	Read/Write
BCLBIG_COMP_ALARM_CTL	0x00001D60	Read/Write
BCLBIG_COMP_BA_N_ALARM_CTL	0x00001D61	Read/Write
BCLBIG_COMP_DGL_TRG_CLR	0x00001D64	Read/Write
BCLBIG_COMP_VADC_CH_SEL	0x00001D70	Read/Write
BCLBIG_COMP_VADC_CTL	0x00001D71	Read/Write
BCLBIG_COMP_VADC_CONV_REQ	0x00001D72	Read/Write
BCLBIG_COMP_VADC_INTERVAL_HPM	0x00001D73	Read/Write
BCLBIG_COMP_VADC_INTERVAL_LPM	0x00001D74	Read/Write
BCLBIG_COMP_VADC_CAPTURE_CFG	0x00001D75	Read/Write
BCLBIG_COMP_VADC_DATA1	0x00001D76	Read
BCLBIG_COMP_IADC_CH_SEL	0x00001D80	Read/Write
BCLBIG_COMP_IADC_CTL	0x00001D81	Read/Write
BCLBIG_COMP_IADC_CONV_REQ	0x00001D82	Read/Write
BCLBIG_COMP_IADC_INTERVAL_HPM	0x00001D83	Read/Write
BCLBIG_COMP_IADC_INTERVAL_LPM	0x00001D84	Read/Write
BCLBIG_COMP_IADC_CAPTURE_CFG	0x00001D85	Read/Write
BCLBIG_COMP_IADC_DATA1	0x00001D86	Read
BCLBIG_COMP_BAT_MISS_CFG	0x00001D90	Read/Write

BCLBIG_COMP_REVISION1 | 0x00001D00

Type:Read

Reset: 0x00000000

HW Version Register [7:0] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MINOR	This number is incremented for digital change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

BCLBIG_COMP_REVISION2 | 0x00001D01

Type:Read

Reset: 0x00000001

HW Version Register [15:8] PMIC_CONSTANT

Bits	Name	Description
7 : 0	DIG_MAJOR	This number is incremented when changes are made to the digital HW that are not backwards compatible with existing software.

BCLBIG_COMP_REVISION3 | 0x00001D02

Type:Read

Reset: 0x00000000

HW Version Register [23:16]

Bits	Name	Description
7 : 0	ANA_MINOR	This number is incremented for analog change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

BCLBIG_COMP_REVISION4 | 0x00001D03

Type:Read

Reset: 0x00000001

HW Version Register [31:24]

Bits	Name	Description
7 : 0	ANA_MAJOR	This number is incremented when changes are made to the analog HW that are not backwards compatible with existing software.

BCLBIG_COMP_PERPH_TYPE | 0x00001D04

Type:Read

Reset: 0x00000009

Peripheral Type PMIC_CONSTANT

Bits	Name	Description
7 : 0	TYPE	ALARMperipheralType

BCLBIG_COMP_PERPH_SUBTYPE | 0x00001D05

Type:Read

Reset: 0x00000002

Peripheral SubType PMIC_CONSTANT

Bits	Name	Description
7 : 0	SUBTYPE	ALARMsubType

BCLBIG_COMP_STATUS | 0x00001D08

Type:Read

Reset: 0x00000000

Status Registers

Bits	Name	Description
0 : 0	LVLO	Indicates the level 0 system alarm has been set 0: LVLO_FALSE 1: LVLO_TRUE

Bits	Name	Description
1 : 1	LVL1	Indicates the level 1 system alarm has been set 0: LVL1_FALSE 1: LVL1_TRUE
2 : 2	LVL2	Indicates the level 2 system alarm has been set 0: LVL2_FALSE 1: LVL2_TRUE
3 : 3	BA	Indicates the BA system alarm has been set 0: BA_FALSE 1: BA_TRUE
4 : 4	SYS_OK	Indicates the FSM state has transitioned to SYS_OK (no system alarms have been set) 0: SYS_OK_FALSE 1: SYS_OK_TRUE

BCLBIG_COMP_STATUS1 | 0x00001D09

Type:Read

Reset: 0x00000000

Status Registers

Bits	Name	Description
0 : 0	VADC_L0_DGL	Indicates the VADC_L0_DGL alarm has been set 0: VADC_L0_DGL_FALSE 1: VADC_L0_DGL_TRUE
1 : 1	VCMP_L1_DGL	Indicates the VCMP_L1_DGL alarm has been set 0: VCMP_L1_DGL_FALSE 1: VCMP_L1_DGL_TRUE
2 : 2	VCMP_L2_DGL	Indicates the VCMP_L2_DGL alarm has been set 0: VCMP_L2_DGL_FALSE 1: VCMP_L2_DGL_TRUE
3 : 3	VCMP_BA_DGL	Indicates the VCMP_BA_DGL alarm has been set 0: VCMP_BA_DGL_FALSE 1: VCMP_BA_DGL_TRUE
4 : 4	IADC_H0_DGL	Indicates the IADC_H0_DGL alarm has been set 0: IADC_H0_DGL_FALSE 1: IADC_H0_DGL_TRUE
5 : 5	IADC_H1_DGL	Indicates the IADC_H1_DGL alarm has been set 0: IADC_H1_DGL_FALSE 1: IADC_H1_DGL_TRUE

Bits	Name	Description
6 : 6	IADC_H2_DGL	Indicates the IADC_H2_DGL alarm has been set 0: IADC_H2_DGL_FALSE 1: IADC_H2_DGL_TRUE
7 : 7	IADC_BA_DGL	Indicates the IADC_BA_DGL alarm has been set 0: IADC_BA_DGL_FALSE 1: IADC_BA_DGL_TRUE

BCLBIG_COMP_STATUS2 | 0x00001D0A

Type:Read

Reset: 0x00000000

Status Registers

Bits	Name	Description
0 : 0	BOB_L0_DGL	Indicates the BOB_L0_DGL alarm has been set 0: BOB_L0_DGL_FALSE 1: BOB_L0_DGL_TRUE
1 : 1	BOB_L1_DGL	Indicates the BOB_L1_DGL alarm has been set 0: BOB_L1_DGL_FALSE 1: BOB_L1_DGL_TRUE
2 : 2	BOB_L2_DGL	Indicates the BOB_L2_DGL alarm has been set 0: BOB_L2_DGL_FALSE 1: BOB_L2_DGL_TRUE
4 : 4	FL_L0_DGL	Indicates the FL_L0_DGL alarm has been set 0: FL_L0_DGL_FALSE 1: FL_L0_DGL_TRUE
5 : 5	FL_L1_DGL	Indicates the FL_L1_DGL alarm has been set 0: FL_L1_DGL_FALSE 1: FL_L1_DGL_TRUE
6 : 6	FL_L2_DGL	Indicates the FL_L2_DGL alarm has been set 0: FL_L2_DGL_FALSE 1: FL_L2_DGL_TRUE

BCLBIG_COMP_STATUS3 | 0x00001D0B

Type:Read

Reset: 0x00000000

Status Registers

Bits	Name	Description
0 : 0	VCMP_BF_DGL	Indicates the VCMP_BF_DGL alarm has been set 0: VCMP_BF_DGL_FALSE 1: VCMP_BF_DGL_TRUE
1 : 1	IADC_BF_DGL	Indicates the IADC_BF_DGL alarm has been set 0: IADC_BF_DGL_FALSE 1: IADC_BF_DGL_TRUE

BCLBIG_COMP_STATUS_BA | 0x00001D0C

Type:Read

Reset: 0x00000000

Status Registers

Bits	Name	Description
0 : 0	BA_PIN	Indicates pin is actively driven (active high) 0: BA_PIN_FALSE 1: BA_PIN_TRUE
1 : 1	BA_DRV	Indicates module is actively driving BA pin (active high) 0: BA_DRV_FALSE 1: BA_DRV_TRUE

BCLBIG_COMP_STATUS_ALARM | 0x00001D0D

Type:Read

Reset: 0x00000000

Status Registers

Bits	Name	Description
0 : 0	alarm_pbs	Indicates alarm to module pbs is active 0: ALARM_PBS_FALSE 1: ALARM_PBS_TRUE
1 : 1	alarm_wled	Indicates alarm to module wled is active 0: ALARM_WLED_FALSE 1: ALARM_WLED_TRUE

Bits	Name	Description
2 : 2	alarm_fl	Indicates alarm to module flash is active 0: ALARM_FL_FALSE 1: ALARM_FL_TRUE
3 : 3	alarm_chg	Indicates alarm to module charger is active 0: ALARM_CHG_FALSE 1: ALARM_CHG_TRUE

BCLBIG_COMP_STATUS_BCL | 0x00001D0E

Type:Read

Reset: 0x00000000

Status Registers

Bits	Name	Description
0 : 0	hpm	BCL h/w is operating in high power mode (frequency of ADC measurements can be programmed higher) 0: HPM_FALSE 1: HPM_TRUE
1 : 1	hpm_current	hpm status based solely on latest adc reading 0: HPM_CURRENT_FALSE 1: HPM_CURRENT_TRUE
7 : 5	lpm_count	Number of continous transactions where iBt readings are below hpm threshold

BCLBIG_COMP_STATUS_BAT_MISS | 0x00001D0F

Type:Read

Reset: 0x00000000

Battery Missing Response Status Registers

Bits	Name	Description
0 : 0	BAT_MISS	Battery missing observed
1 : 1	BAT_MISS_IADC	Battery missing is driven to iAdc portion of logic, which causes a transition to quiescent state
2 : 2	BAT_MISS_VADC	Battery missing is driven to vAdc portion of logic, which causes a transition to quiescent state

Bits	Name	Description
3 : 3	BAT_MISS_CMP	Battery missing is driven to comparator portion of logic, which causes a transition to quiescent state
4 : 4	BAT_MISS_BF	Battery missing is driven to bob/flash portion of logic, which causes a transition to quiescent state

BCLBIG_COMP_INT_RT_STS | 0x00001D10

Type:Read

Reset: 0x00000000

0 = use level trigger interrupts, 1 = use edge trigger interrupts

Bits	Name	Description
0 : 0	LVL0_INT_RT_STS	Indicates the level 0 system alarm has been set 0: INT_RT_STATUS_LOW 1: INT_RT_STATUS_HIGH
1 : 1	LVL1_INT_RT_STS	Indicates the level 1 system alarm has been set 0: INT_RT_STATUS_LOW 1: INT_RT_STATUS_HIGH
2 : 2	LVL2_INT_RT_STS	Indicates the level 2 system alarm has been set 0: INT_RT_STATUS_LOW 1: INT_RT_STATUS_HIGH
3 : 3	BA_INT_RT_STS	Indicates the BA system alarm has been set 0: INT_RT_STATUS_LOW 1: INT_RT_STATUS_HIGH
4 : 4	SYS_OK_INT_RT_STS	Indicates the FSM state has transitioned to SYS_OK (no system alarms have been set) 0: INT_RT_STATUS_LOW 1: INT_RT_STATUS_HIGH

BCLBIG_COMP_INT_SET_TYPE | 0x00001D11

Type:Read/Write

Reset: 0x00000000

0 = use level trigger interrupts, 1 = use edge trigger interrupts

Bits	Name	Description
0 : 0	LVL0_INT_SET_TYPE	LVL0 threshold interrupt edge sensitive enabled 0: LEVEL 1: EDGE
1 : 1	LVL1_INT_SET_TYPE	LVL1 threshold interrupt edge sensitive enabled 0: LEVEL 1: EDGE
2 : 2	LVL2_INT_SET_TYPE	LVL2 threshold interrupt edge sensitive enabled 0: LEVEL 1: EDGE
3 : 3	BA_INT_SET_TYPE	BA threshold interrupt edge sensitive enabled 0: LEVEL 1: EDGE
4 : 4	SYS_OK_INT_SET_TYPE	SYS_OK interrupt edge sensitive enabled 0: LEVEL 1: EDGE

BCLBIG_COMP_INT_POLARITY_HIGH | 0x00001D12

Type:Read/Write

Reset: 0x00000000

1= Interrupt will trigger on a level high (rising edge) event, 0 = level high triggering is disabled

Bits	Name	Description
0 : 0	LVL0_INT_HIGH	LVL0 threshold interrupt high polarity enabled 0: HIGH_TRIGGER_DISABLED 1: HIGH_TRIGGER_ENABLED
1 : 1	LVL1_INT_HIGH	LVL1 threshold interrupt high polarity enabled 0: HIGH_TRIGGER_DISABLED 1: HIGH_TRIGGER_ENABLED
2 : 2	LVL2_INT_HIGH	LVL2 threshold interrupt high polarity enabled 0: HIGH_TRIGGER_DISABLED 1: HIGH_TRIGGER_ENABLED
3 : 3	BA_INT_HIGH	BA threshold interrupt high polarity enabled 0: HIGH_TRIGGER_DISABLED 1: HIGH_TRIGGER_ENABLED
4 : 4	SYS_OK	Indicates the FSM state has transitioned to SYS_OK (Vph_pwr voltage is above the highest LOW comparator threshold) 0: HIGH_TRIGGER_DISABLED 1: HIGH_TRIGGER_ENABLED

BCLBIG_COMP_INT_POLARITY_LOW | 0x00001D13**Type:**Read/Write**Reset:** 0x00000000

1 = Interrupt will trigger on a level low (falling edge) event, 0 = level low triggering is disabled

Bits	Name	Description
0 : 0	LVL0_INT_LOW	LVL0 threshold interrupt low polarity enabled 0: LOW_TRIGGER_DISABLED 1: LOW_TRIGGER_ENABLED
1 : 1	LVL1_INT_LOW	LVL1 threshold interrupt low polarity enabled 0: LOW_TRIGGER_DISABLED 1: LOW_TRIGGER_ENABLED
2 : 2	LVL2_INT_LOW	LVL2 threshold interrupt low polarity enabled 0: LOW_TRIGGER_DISABLED 1: LOW_TRIGGER_ENABLED
3 : 3	BA_INT_LOW	BA threshold interrupt low polarity enabled 0: LOW_TRIGGER_DISABLED 1: LOW_TRIGGER_ENABLED
4 : 4	SYS_OK	Indicates the FSM state has transitioned to SYS_OK (Vph_pwr voltage is above the highest LOW comparator threshold) 0: LOW_TRIGGER_DISABLED 1: LOW_TRIGGER_ENABLED

BCLBIG_COMP_INT_LATCHED_CLR | 0x00001D14**Type:**Write**Reset:** 0x00000000

Writing a '1' to a bit in this register will rearm the interrupt when an interrupt is pending. It clears the internal sticky and sent bits

Bits	Name	Description
0 : 0	LVL0_INT_LATCHED_CLR	Indicates the Vph_pwr voltage is below the set threshold
1 : 1	LVL1_INT_LATCHED_CLR	Indicates the Vph_pwr voltage is below the set threshold
2 : 2	LVL2_INT_LATCHED_CLR	Indicates the Vph_pwr voltage is below the set threshold
3 : 3	BA_INT_LATCHED_CLR	Indicates the Vph_pwr voltage is above the set threshold

Bits	Name	Description
4 : 4	SYS_OK	Indicates the FSM state has transitioned to SYS_OK (Vph_pwr voltage is above the highest LOW comparator threshold)

BCLBIG_COMP_INT_EN_SET | 0x00001D15

Type:Read/Write

Reset: 0x00000000

Writing '0' to a bit in this register has no effect. Writing a '1' to a bit in this register will enable the corresponding interrupt. Reading this register will readback enable status PMIC_SET_MASK

Bits	Name	Description
0 : 0	LVL0_INT_EN_SET	Indicates the Vph_pwr voltage is below the set threshold 0: INT_DISABLED 1: INT_ENABLED
1 : 1	LVL1_INT_EN_SET	Indicates the Vph_pwr voltage is below the set threshold 0: INT_DISABLED 1: INT_ENABLED
2 : 2	LVL2_INT_EN_SET	Indicates the Vph_pwr voltage is below the set threshold 0: INT_DISABLED 1: INT_ENABLED
3 : 3	BA_INT_EN_SET	Indicates the Vph_pwr voltage is above the set threshold 0: INT_DISABLED 1: INT_ENABLED
4 : 4	SYS_OK	Indicates the FSM state has transitioned to SYS_OK (Vph_pwr voltage is above the highest LOW comparator threshold) 0: INT_DISABLED 1: INT_ENABLED

BCLBIG_COMP_INT_EN_CLR | 0x00001D16

Type:Read/Write

Reset: 0x00000000

Writing a '0' to a bit in this register has no effect. Writing a '1' to a bit in this register will disable the corresponding interrupt. Reading this register will readback enable status PMIC_CLR_MASK=INT_EN_SET

Bits	Name	Description
0 : 0	LVL0_INT_EN_CLR	Indicates the Vph_pwr voltage is below the set threshold 0: INT_DISABLED 1: INT_ENABLED
1 : 1	LVL1_INT_EN_CLR	Indicates the Vph_pwr voltage is below the set threshold 0: INT_DISABLED 1: INT_ENABLED
2 : 2	LVL2_INT_EN_CLR	Indicates the Vph_pwr voltage is below the set threshold 0: INT_DISABLED 1: INT_ENABLED
3 : 3	BA_INT_EN_CLR	Indicates the Vph_pwr voltage is above the set threshold 0: INT_DISABLED 1: INT_ENABLED
4 : 4	SYS_OK	Indicates the FSM state has transitioned to SYS_OK (Vph_pwr voltage is above the highest LOW comparator threshold) 0: INT_DISABLED 1: INT_ENABLED

BCLBIG_COMP_INT_LATCHED_STS | 0x00001D18

Type:Read

Reset: 0x00000000

Debug: Latched (Sticky) Interrupt. '1' indicates that the interrupt has triggered. Once the latched bit is set it can only be cleared by writing the clear bit.

Bits	Name	Description
0 : 0	LVL0_INT_LATCHED_STS	Indicates the Vph_pwr voltage is below the set threshold 0: NO_INT_RECEIVED 1: INTERRUPT_RECEIVED
1 : 1	LVL1_INT_LATCHED_STS	Indicates the Vph_pwr voltage is below the set threshold 0: NO_INT_RECEIVED 1: INTERRUPT_RECEIVED
2 : 2	LVL2_INT_LATCHED_STS	Indicates the Vph_pwr voltage is below the set threshold 0: NO_INT_RECEIVED 1: INTERRUPT_RECEIVED
3 : 3	BA_INT_LATCHED_STS	Indicates the Vph_pwr voltage is above the set threshold 0: NO_INT_RECEIVED 1: INTERRUPT_RECEIVED

Bits	Name	Description
4 : 4	SYS_OK	Indicates the FSM state has transitioned to SYS_OK (Vph_pwr voltage is above the highest LOW comparator threshold) 0: NO_INT_RECEIVED 1: INTERRUPT_RECEIVED

BCLBIG_COMP_INT_PENDING_STS | 0x00001D19

Type:Read

Reset: 0x00000000

Debug: Pending is set if interrupt has been sent but not cleared.

Bits	Name	Description
0 : 0	LVL0_INT_PENDING_STS	Indicates the Vph_pwr voltage is below the set threshold 0: NO_INT_PENDING 1: INTERRUPT_PENDING
1 : 1	LVL1_INT_PENDING_STS	Indicates the Vph_pwr voltage is below the set threshold 0: NO_INT_PENDING 1: INTERRUPT_PENDING
2 : 2	LVL2_INT_PENDING_STS	Indicates the Vph_pwr voltage is below the set threshold 0: NO_INT_PENDING 1: INTERRUPT_PENDING
3 : 3	BA_INT_PENDING_STS	Indicates the Vph_pwr voltage is above the set threshold 0: NO_INT_PENDING 1: INTERRUPT_PENDING
4 : 4	SYS_OK	Indicates the FSM state has transitioned to SYS_OK (Vph_pwr voltage is above the highest LOW comparator threshold) 0: NO_INT_PENDING 1: INTERRUPT_PENDING

BCLBIG_COMP_INT_MID_SEL | 0x00001D1A

Type:Read/Write

Reset: 0x00000000

Selects the MID that will receive the interrupt

Bits	Name	Description
1 : 0	INT_MID_SEL	Selects the MID that will receive the interrupt 0: MID0 1: MID1 2: MID2 3: MID3

BCLBIG_COMP_INT_PRIORITY | 0x00001D1B

Type:Read/Write

Reset: 0x00000000

Selects the SPMI interrupt priority

Bits	Name	Description
0 : 0	INT_PRIORITY	Selects the SPMI interrupt priority 0: SR 1: A

BCLBIG_COMP_MODE_CTL | 0x00001D40

Type:Read/Write

Reset: 0x0000003F

Functional and output control settings

Bits	Name	Description
0 : 0	LVL0_EN	Enables the LVL0 output 0: LVL0_EN_FALSE 1: LVL0_EN_TRUE
1 : 1	LVL1_EN	Enables the LVL1 output 0: LVL1_EN_FALSE 1: LVL1_EN_TRUE
2 : 2	LVL2_EN	Enables the LVL2 output 0: LVL2_EN_FALSE 1: LVL2_EN_TRUE
3 : 3	BA_EN	Enables the BA output 0: BA_EN_FALSE 1: BA_EN_TRUE

Bits	Name	Description
4 : 4	THM_OUT_EN	Enables the FSM to provide thermometer encoding on outputs. When not set, outputs act independantly. 0: THM_OUT_EN_FALSE 1: THM_OUT_EN_TRUE
5 : 5	FOLLOW_SLEEP_B_EN	Determines whether the module enable should respect sleep mode. 0: ignore the sleep_b and module enable depends on BCL_EN only; 1: follow the sleep_b and the module won't be enabled until both the BCL_EN and sleep_b are '1's., 'FOLLOW_SLEEP_B=1, IGNORE_SLEEP_B=0',,
6 : 6	LOW_PWR_EN	Forces low power mode, disabling constant IADC updates 0: LOW_PWR_EN_FALSE 1: LOW_PWR_EN_TRUE
7 : 7	IADC_LP_EN	Enables mode to use current threshold to enter low power mode. When bit is set, and current is under threshold, enter low power mode. 0: IBAT_IP_EN_FALSE 1: IBAT_LP_EN_TRUE

BCLBIG_COMP_MODE_CTL1 | 0x00001D41

Type:Read/Write

Reset: 0x00000000

Input control settings

Bits	Name	Description
0 : 0	VADC_L0_EN	Enables the VCMP_L0 input signal, and all necessary hardware 0: VADC_L0_EN_FALSE 1: VADC_L0_EN_TRUE
1 : 1	VCMP_L1_EN	Enables the VCMP_L1 input signal, and all necessary hardware 0: VCMP_L1_EN_FALSE 1: VCMP_L1_EN_TRUE
2 : 2	VCMP_L2_EN	Enables the VCMP_L2 input signal, and all necessary hardware 0: VCMP_L2_EN_FALSE 1: VCMP_L2_EN_TRUE
3 : 3	VCMP_BA_EN	Enables the VCMP_BA input signal, and all necessary hardware 0: VCMP_BA_EN_FALSE 1: VCMP_BA_EN_TRUE
4 : 4	IADC_H0_EN	Enables the IADC_H0 input signal, and all necessary hardware 0: IADC_H0_EN_FALSE 1: IADC_H0_EN_TRUE

Bits	Name	Description
5 : 5	IADC_H1_EN	Enables the IADC_H1 input signal, and all necessary hardware 0: IADC_H1_EN_FALSE 1: IADC_H1_EN_TRUE
6 : 6	IADC_H2_EN	Enables the IADC_H2 input signal, and all necessary hardware 0: IADC_H2_EN_FALSE 1: IADC_H2_EN_TRUE
7 : 7	IADC_BA_EN	Enables the IADC_BA input signal, and all necessary hardware 0: IADC_BA_EN_FALSE 1: IADC_BA_EN_TRUE

BCLBIG_COMP_MODE_CTL2 | 0x00001D42

Type:Read/Write

Reset: 0x00000000

Input control settings

Bits	Name	Description
0 : 0	BOB_L0_EN	Enables the BOB_L0 input signal, and all necessary hardware 0: BOB_L0_EN_FALSE 1: BOB_L0_EN_TRUE
1 : 1	BOB_L1_EN	Enables the BOB_L1 input signal, and all necessary hardware 0: BOB_L1_EN_FALSE 1: BOB_L1_EN_TRUE
2 : 2	BOB_L2_EN	Enables the BOB_L2 input signal, and all necessary hardware 0: BOB_L2_EN_FALSE 1: BOB_L2_EN_TRUE
4 : 4	FL_L0_EN	Enables the FL_L0 input signal, and all necessary hardware 0: FL_L0_EN_FALSE 1: FL_L0_EN_TRUE
5 : 5	FL_L1_EN	Enables the FL_L1 input signal, and all necessary hardware 0: FL_L1_EN_FALSE 1: FL_L1_EN_TRUE
6 : 6	FL_L2_EN	Enables the FL_L2 input signal, and all necessary hardware 0: FL_L2_EN_FALSE 1: FL_L2_EN_TRUE

BCLBIG_COMP_MODE_CTL3 | 0x00001D43

Type:Read/Write

Reset: 0x00000000

Status Registers

Bits	Name	Description
0 : 0	VCMP_BF_EN	Enables the VCMP_BF input signal, and all necessary hardware 0: VCMP_BF_EN_FALSE 1: VCMP_BF_EN_TRUE
1 : 1	IADC_BF_EN	Enables the IADC_BF input signal, and all necessary hardware 0: IADC_BF_EN_FALSE 1: IADC_BF_EN_TRUE

BCLBIG_COMP_EN_CTL1 | 0x00001D46

Type:Read/Write

Reset: 0x00000000

Enables BCL module.

Bits	Name	Description
7 : 7	BCL_EN	Enables BCL module 0: BCL_DISABLED 1: BCL_ENABLED

BCLBIG_COMP_VADC_LO_THR | 0x00001D48

Type:Read/Write

Reset: 0x0000007F

VADC level 0 alarm threshold

Bits	Name	Description
7 : 0	VADC_LO_THR	vAdc {1'b0,[14:7]} alarm threshold. The bits in register, specify the comparison value corresponding to vAdc[14:7]. The comparion is, signed(vAdc[15:0]) < signed({1'b0,VADC_LO_THR,7'b0}); Battery/System Voltage are not expected to go negative. Hence the values obtained from vAdc will always have the most significant bit [15] as 0.

BCLBIG_COMP_VCOMP_L1_THR | 0x00001D49

Type:Read/Write

Reset: 0x00000000

Voltage comparator level 1 alarm threshold

Qualcomm
Confidential - May Contain Trade Secrets
2025-12-26 07:07:13 GMT
wangguanran@meigsmart.com

Bits	Name	Description
5 : 0	VCMP_L1_THR	VCMP_L1 voltage comparator voltage threshold; if(value < 54) threshold = (2.25+0.025*value) else threshold = 3.6V 0: VCMP_L1_THR_2250mV 1: VCMP_L1_THR_2275mV 2: VCMP_L1_THR_2300mV 3: VCMP_L1_THR_2325mV 4: VCMP_L1_THR_2350mV 5: VCMP_L1_THR_2375mV 6: VCMP_L1_THR_2400mV 7: VCMP_L1_THR_2425mV 8: VCMP_L1_THR_2450mV 9: VCMP_L1_THR_2475mV 10: VCMP_L1_THR_2500mV 11: VCMP_L1_THR_2525mV 12: VCMP_L1_THR_2550mV 13: VCMP_L1_THR_2575mV 14: VCMP_L1_THR_2600mV 15: VCMP_L1_THR_2625mV 16: VCMP_L1_THR_2650mV 17: VCMP_L1_THR_2675mV 18: VCMP_L1_THR_2700mV 19: VCMP_L1_THR_2725mV 20: VCMP_L1_THR_2750mV 21: VCMP_L1_THR_2775mV 22: VCMP_L1_THR_2800mV 23: VCMP_L1_THR_2825mV 24: VCMP_L1_THR_2850mV 25: VCMP_L1_THR_2875mV 26: VCMP_L1_THR_2900mV 27: VCMP_L1_THR_2925mV 28: VCMP_L1_THR_2950mV 29: VCMP_L1_THR_2975mV 30: VCMP_L1_THR_3000mV 31: VCMP_L1_THR_3025mV 32: VCMP_L1_THR_3050mV 33: VCMP_L1_THR_3075mV 34: VCMP_L1_THR_3100mV 35: VCMP_L1_THR_3125mV 36: VCMP_L1_THR_3150mV 37: VCMP_L1_THR_3175mV 38: VCMP_L1_THR_3200mV 39: VCMP_L1_THR_3225mV 40: VCMP_L1_THR_3250mV 41: VCMP_L1_THR_3275mV 42: VCMP_L1_THR_3300mV 43: VCMP_L1_THR_3325mV 44: VCMP_L1_THR_3350mV 45: VCMP_L1_THR_3375mV 46: VCMP_L1_THR_3400mV 47: VCMP_L1_THR_3425mV 48: VCMP_L1_THR_3450mV 49: VCMP_L1_THR_3475mV 50: VCMP_L1_THR_3500mV 51: VCMP_L1_THR_3525mV 52: VCMP_L1_THR_3550mV 53: VCMP_L1_THR_3575mV 54: VCMP_L1_THR_3600mV

Bits	Name	Description
5 : 0	VCMP_L1_THR	55: VCMP_L1_THR_a_3600mV 56: VCMP_L1_THR_b_3600mV 57: VCMP_L1_THR_c_3600mV 58: VCMP_L1_THR_d_3600mV 59: VCMP_L1_THR_e_3600mV 60: VCMP_L1_THR_f_3600mV 61: VCMP_L1_THR_g_3600mV 62: VCMP_L1_THR_h_3600mV

BCLBIG_COMP_VCMP_L2_THR | 0x00001D4A

Type:Read/Write

Reset: 0x00000000

Voltage comparator level 1 alarm threshold

Qualcomm
Confidential - May Contain Trade Secrets
2025-12-26 07:07:13 GMT
wangguanran@meigsmart.com

Bits	Name	Description
5 : 0	VCMP_L2_THR	VCMP_L2 voltage comparator voltage threshold; ; if(value < 54) threshold = (2.25+0.025*value) else threshold = 3.6V 0: VCMP_L2_THR_2250mV 1: VCMP_L2_THR_2275mV 2: VCMP_L2_THR_2300mV 3: VCMP_L2_THR_2325mV 4: VCMP_L2_THR_2350mV 5: VCMP_L2_THR_2375mV 6: VCMP_L2_THR_2400mV 7: VCMP_L2_THR_2425mV 8: VCMP_L2_THR_2450mV 9: VCMP_L2_THR_2475mV 10: VCMP_L2_THR_2500mV 11: VCMP_L2_THR_2525mV 12: VCMP_L2_THR_2550mV 13: VCMP_L2_THR_2575mV 14: VCMP_L2_THR_2600mV 15: VCMP_L2_THR_2625mV 16: VCMP_L2_THR_2650mV 17: VCMP_L2_THR_2675mV 18: VCMP_L2_THR_2700mV 19: VCMP_L2_THR_2725mV 20: VCMP_L2_THR_2750mV 21: VCMP_L2_THR_2775mV 22: VCMP_L2_THR_2800mV 23: VCMP_L2_THR_2825mV 24: VCMP_L2_THR_2850mV 25: VCMP_L2_THR_2875mV 26: VCMP_L2_THR_2900mV 27: VCMP_L2_THR_2925mV 28: VCMP_L2_THR_2950mV 29: VCMP_L2_THR_2975mV 30: VCMP_L2_THR_3000mV 31: VCMP_L2_THR_3025mV 32: VCMP_L2_THR_3050mV 33: VCMP_L2_THR_3075mV 34: VCMP_L2_THR_3100mV 35: VCMP_L2_THR_3125mV 36: VCMP_L2_THR_3150mV 37: VCMP_L2_THR_3175mV 38: VCMP_L2_THR_3200mV 39: VCMP_L2_THR_3225mV 40: VCMP_L2_THR_3250mV 41: VCMP_L2_THR_3275mV 42: VCMP_L2_THR_3300mV 43: VCMP_L2_THR_3325mV 44: VCMP_L2_THR_3350mV 45: VCMP_L2_THR_3375mV 46: VCMP_L2_THR_3400mV 47: VCMP_L2_THR_3425mV 48: VCMP_L2_THR_3450mV 49: VCMP_L2_THR_3475mV 50: VCMP_L2_THR_3500mV 51: VCMP_L2_THR_3525mV 52: VCMP_L2_THR_3550mV 53: VCMP_L2_THR_3575mV 54: VCMP_L2_THR_3600mV

Bits	Name	Description
5 : 0	VCMP_L2_THR	55: VCMP_L2_THR_a_3600mV 56: VCMP_L2_THR_b_3600mV 57: VCMP_L2_THR_c_3600mV 58: VCMP_L2_THR_d_3600mV 59: VCMP_L2_THR_e_3600mV 60: VCMP_L2_THR_f_3600mV 61: VCMP_L2_THR_g_3600mV 62: VCMP_L2_THR_h_3600mV

BCLBIG_COMP_IADC_H0_THR | 0x00001D4B

Type:Read/Write

Reset: 0x0000007F

IADC level 0 alarm threshold

Bits	Name	Description
7 : 0	IADC_H0_THR	iAdc {1'b0,[14:7]} level 0 alarm threshold. The bits in register, specify the comparison value corresponding to iAdc[14:7]. The comparion is, signed(iAdc[15:0]) >= signed({1'b0,IADC_H0_THR,7'b0}); If iAdc[15] == 1'b1, then it is a negative value (charging current) and the comparison is false. Hence the comparison can become true, only for dis-charging currents.

BCLBIG_COMP_IADC_H1_THR | 0x00001D4C

Type:Read/Write

Reset: 0x0000007F

IADC level 1 alarm threshold

Bits	Name	Description
7 : 0	IADC_H1_THR	iAdc {1'b0,[14:7]} level 1 alarm threshold. The bits in register, specify the comparison value corresponding to iAdc[14:7]. The comparion is, signed(iAdc[15:0]) >= signed({1'b0,IADC_H1_THR,7'b0}); If iAdc[15] == 1'b1, then it is a negative value (charging current) and the comparison is false. Hence the comparison can become true, only for dis-charging currents.

BCLBIG_COMP_IADC_LOW_PWR_THR | 0x00001D4D

Type:Read/Write

Reset: 0x0000007F

Battery current threshold, below which module enters low power mode

Bits	Name	Description
7 : 0	IADC_LOW_PWR_THR	iAdc signed({1'b0,[14:7]}) threshold for low power mode;. The bits in register, specify the comparison value corresponding to iAdc[14:7]. The comparison is, signed(iAdc[15:0]) < signed({1'b0,IADC_LOW_PWR_THR,7'b0}); During charging, since the current sign is negative, BCL utilizes the programmed low power ADC interval for issuing requests. It can also optionally sniff and harvest iAdc data from requests issued by other agents, like charger and fuel gauge.

BCLBIG_COMP_IADC_LOW_PWR_CFG | 0x00001D4E

Type:Read/Write

Reset: 0x00000000

Monitoring hardware power mode config

Bits	Name	Description
2 : 0	LPM_XCT_COUNT	Required number of consecutive transactions that results in current below HPM threshold, to transition to Low Power Mode

BCLBIG_COMP_VADC_LO_DGL_CTL | 0x00001D50

Type:Read/Write

Reset: 0x00000070

VADC deglitch set and clear time configuration

Bits	Name	Description
3 : 0	VADC_L0_DGL_SET	Set deglitch time 0: VADC_L0_DGL_SET_1us 1: VADC_L0_DGL_SET_2us 2: VADC_L0_DGL_SET_4us 3: VADC_L0_DGL_SET_8us 4: VADC_L0_DGL_SET_16us 5: VADC_L0_DGL_SET_32us 6: VADC_L0_DGL_SET_64us 7: VADC_L0_DGL_SET_128us 8: VADC_L0_DGL_SET_256us 9: VADC_L0_DGL_SET_512us 10: VADC_L0_DGL_SET_1024us 11: VADC_L0_DGL_SET_2048us 12: VADC_L0_DGL_SET_4096us 13: VADC_L0_DGL_SET_8192us 14: VADC_L0_DGL_SET_16384us 15: VADC_L0_DGL_SET_32768us
7 : 4	VADC_L0_DGL_CLR	Clear deglitch time 0: VADC_L0_DGL_CLR_1ms 1: VADC_L0_DGL_CLR_2ms 2: VADC_L0_DGL_CLR_4ms 3: VADC_L0_DGL_CLR_8ms 4: VADC_L0_DGL_CLR_16ms 5: VADC_L0_DGL_CLR_32ms 6: VADC_L0_DGL_CLR_64ms 7: VADC_L0_DGL_CLR_128ms 8: VADC_L0_DGL_CLR_256ms 9: VADC_L0_DGL_CLR_512ms 10: VADC_L0_DGL_CLR_1024ms

BCLBIG_COMP_VCMP_L1_DGL_CTL | 0x00001D51

Type:Read/Write

Reset: 0x00000033

VCMP_L1 deglitch set and clear time configuration

Bits	Name	Description
3 : 0	VCMP_L1_DGL_SET	Set deglitch time 0: VCMP_L1_DGL_SET_1us 1: VCMP_L1_DGL_SET_2us 2: VCMP_L1_DGL_SET_4us 3: VCMP_L1_DGL_SET_8us 4: VCMP_L1_DGL_SET_16us 5: VCMP_L1_DGL_SET_32us 6: VCMP_L1_DGL_SET_64us 7: VCMP_L1_DGL_SET_128us 8: VCMP_L1_DGL_SET_256us 9: VCMP_L1_DGL_SET_512us 10: VCMP_L1_DGL_SET_1024us 11: VCMP_L1_DGL_SET_2048us 12: VCMP_L1_DGL_SET_4096us 13: VCMP_L1_DGL_SET_8192us 14: VCMP_L1_DGL_SET_16384us 15: VCMP_L1_DGL_SET_32768us
7 : 4	VCMP_L1_DGL_CLR	Clear deglitch time 0: VCMP_L1_DGL_CLR_1ms 1: VCMP_L1_DGL_CLR_2ms 2: VCMP_L1_DGL_CLR_4ms 3: VCMP_L1_DGL_CLR_8ms 4: VCMP_L1_DGL_CLR_16ms 5: VCMP_L1_DGL_CLR_32ms 6: VCMP_L1_DGL_CLR_64ms 7: VCMP_L1_DGL_CLR_128ms 8: VCMP_L1_DGL_CLR_256ms 9: VCMP_L1_DGL_CLR_512ms 10: VCMP_L1_DGL_CLR_1024ms

BCLBIG_COMP_VCMP_L2_DGL_CTL | 0x00001D52

Type:Read/Write

Reset: 0x00000011

VCMP_L2 deglitch set and clear time configuration

Bits	Name	Description
3 : 0	VCMP_L2_DGL_SET	Set deglitch time 0: VCMP_L2_DGL_SET_1us 1: VCMP_L2_DGL_SET_2us 2: VCMP_L2_DGL_SET_4us 3: VCMP_L2_DGL_SET_8us 4: VCMP_L2_DGL_SET_16us 5: VCMP_L2_DGL_SET_32us 6: VCMP_L2_DGL_SET_64us 7: VCMP_L2_DGL_SET_128us 8: VCMP_L2_DGL_SET_256us 9: VCMP_L2_DGL_SET_512us 10: VCMP_L2_DGL_SET_1024us 11: VCMP_L2_DGL_SET_2048us 12: VCMP_L2_DGL_SET_4096us 13: VCMP_L2_DGL_SET_8192us 14: VCMP_L2_DGL_SET_16384us 15: VCMP_L2_DGL_SET_32768us
7 : 4	VCMP_L2_DGL_CLR	Clear deglitch time 0: VCMP_L2_DGL_CLR_1ms 1: VCMP_L2_DGL_CLR_2ms 2: VCMP_L2_DGL_CLR_4ms 3: VCMP_L2_DGL_CLR_8ms 4: VCMP_L2_DGL_CLR_16ms 5: VCMP_L2_DGL_CLR_32ms 6: VCMP_L2_DGL_CLR_64ms 7: VCMP_L2_DGL_CLR_128ms 8: VCMP_L2_DGL_CLR_256ms 9: VCMP_L2_DGL_CLR_512ms 10: VCMP_L2_DGL_CLR_1024ms

BCLBIG_COMP_VCMP_BA_DGL_CTL | 0x00001D53

Type:Read/Write

Reset: 0x0000007C

VCMP_BA deglitch set and clear time configuration

Bits	Name	Description
3 : 0	VCMP_BA_DGL_SET	Set deglitch time 0: VCMP_BA_DGL_SET_1us 1: VCMP_BA_DGL_SET_2us 2: VCMP_BA_DGL_SET_4us 3: VCMP_BA_DGL_SET_8us 4: VCMP_BA_DGL_SET_16us 5: VCMP_BA_DGL_SET_32us 6: VCMP_BA_DGL_SET_64us 7: VCMP_BA_DGL_SET_128us 8: VCMP_BA_DGL_SET_256us 9: VCMP_BA_DGL_SET_512us 10: VCMP_BA_DGL_SET_1024us 11: VCMP_BA_DGL_SET_2048us 12: VCMP_BA_DGL_SET_4096us 13: VCMP_BA_DGL_SET_8192us 14: VCMP_BA_DGL_SET_16384us 15: VCMP_BA_DGL_SET_32768us
7 : 4	VCMP_BA_DGL_CLR	Clear deglitch time 0: VCMP_BA_DGL_CLR_1ms 1: VCMP_BA_DGL_CLR_2ms 2: VCMP_BA_DGL_CLR_4ms 3: VCMP_BA_DGL_CLR_8ms 4: VCMP_BA_DGL_CLR_16ms 5: VCMP_BA_DGL_CLR_32ms 6: VCMP_BA_DGL_CLR_64ms 7: VCMP_BA_DGL_CLR_128ms 8: VCMP_BA_DGL_CLR_256ms 9: VCMP_BA_DGL_CLR_512ms 10: VCMP_BA_DGL_CLR_1024ms

BCLBIG_COMP_VCMP_BF_DGL_CTL | 0x00001D54

Type:Read/Write

Reset: 0x0000007D

VCMP_BF deglitch set and clear time configuration

Bits	Name	Description
3 : 0	VCMP_BF_DGL_SET	Set deglitch time 0: VCMP_BF_DGL_SET_1us 1: VCMP_BF_DGL_SET_2us 2: VCMP_BF_DGL_SET_4us 3: VCMP_BF_DGL_SET_8us 4: VCMP_BF_DGL_SET_16us 5: VCMP_BF_DGL_SET_32us 6: VCMP_BF_DGL_SET_64us 7: VCMP_BF_DGL_SET_128us 8: VCMP_BF_DGL_SET_256us 9: VCMP_BF_DGL_SET_512us 10: VCMP_BF_DGL_SET_1024us 11: VCMP_BF_DGL_SET_2048us 12: VCMP_BF_DGL_SET_4096us 13: VCMP_BF_DGL_SET_8192us 14: VCMP_BF_DGL_SET_16384us 15: VCMP_BF_DGL_SET_32768us
7 : 4	VCMP_BF_DGL_CLR	Clear deglitch time 0: VCMP_BF_DGL_CLR_1ms 1: VCMP_BF_DGL_CLR_2ms 2: VCMP_BF_DGL_CLR_4ms 3: VCMP_BF_DGL_CLR_8ms 4: VCMP_BF_DGL_CLR_16ms 5: VCMP_BF_DGL_CLR_32ms 6: VCMP_BF_DGL_CLR_64ms 7: VCMP_BF_DGL_CLR_128ms 8: VCMP_BF_DGL_CLR_256ms 9: VCMP_BF_DGL_CLR_512ms 10: VCMP_BF_DGL_CLR_1024ms

BCLBIG_COMP_IADC_H0_DGL_CTL | 0x00001D55

Type:Read/Write

Reset: 0x00000070

IADC_H0 deglitch set and clear time configuration

Bits	Name	Description
3 : 0	IADC_H0_DGL_SET	Set deglitch time 0: IADC_H0_DGL_SET_1us 1: IADC_H0_DGL_SET_2us 2: IADC_H0_DGL_SET_4us 3: IADC_H0_DGL_SET_8us 4: IADC_H0_DGL_SET_16us 5: IADC_H0_DGL_SET_32us 6: IADC_H0_DGL_SET_64us 7: IADC_H0_DGL_SET_128us 8: IADC_H0_DGL_SET_256us 9: IADC_H0_DGL_SET_512us 10: IADC_H0_DGL_SET_1024us 11: IADC_H0_DGL_SET_2048us 12: IADC_H0_DGL_SET_4096us 13: IADC_H0_DGL_SET_8192us 14: IADC_H0_DGL_SET_16384us 15: IADC_H0_DGL_SET_32768us
7 : 4	IADC_H0_DGL_CLR	Clear deglitch time 0: IADC_H0_DGL_CLR_1ms 1: IADC_H0_DGL_CLR_2ms 2: IADC_H0_DGL_CLR_4ms 3: IADC_H0_DGL_CLR_8ms 4: IADC_H0_DGL_CLR_16ms 5: IADC_H0_DGL_CLR_32ms 6: IADC_H0_DGL_CLR_64ms 7: IADC_H0_DGL_CLR_128ms 8: IADC_H0_DGL_CLR_256ms 9: IADC_H0_DGL_CLR_512ms 10: IADC_H0_DGL_CLR_1024ms

BCLBIG_COMP_IADC_H1_DGL_CTL | 0x00001D56

Type:Read/Write

Reset: 0x00000030

IADC_H1 deglitch set and clear time configuration

Bits	Name	Description
3 : 0	IADC_H1_DGL_SET	Set deglitch time 0: IADC_H1_DGL_SET_1us 1: IADC_H1_DGL_SET_2us 2: IADC_H1_DGL_SET_4us 3: IADC_H1_DGL_SET_8us 4: IADC_H1_DGL_SET_16us 5: IADC_H1_DGL_SET_32us 6: IADC_H1_DGL_SET_64us 7: IADC_H1_DGL_SET_128us 8: IADC_H1_DGL_SET_256us 9: IADC_H1_DGL_SET_512us 10: IADC_H1_DGL_SET_1024us 11: IADC_H1_DGL_SET_2048us 12: IADC_H1_DGL_SET_4096us 13: IADC_H1_DGL_SET_8192us 14: IADC_H1_DGL_SET_16384us 15: IADC_H1_DGL_SET_32768us
7 : 4	IADC_H1_DGL_CLR	Clear deglitch time 0: IADC_H1_DGL_CLR_1ms 1: IADC_H1_DGL_CLR_2ms 2: IADC_H1_DGL_CLR_4ms 3: IADC_H1_DGL_CLR_8ms 4: IADC_H1_DGL_CLR_16ms 5: IADC_H1_DGL_CLR_32ms 6: IADC_H1_DGL_CLR_64ms 7: IADC_H1_DGL_CLR_128ms 8: IADC_H1_DGL_CLR_256ms 9: IADC_H1_DGL_CLR_512ms 10: IADC_H1_DGL_CLR_1024ms

BCLBIG_COMP_IADC_H2_DGL_CTL | 0x00001D57

Type:Read/Write

Reset: 0x0000001B

IADC_H2 deglitch set and clear time configuration

Bits	Name	Description
3 : 0	IADC_H2_DGL_SET	Set deglitch time 0: IADC_H2_DGL_SET_1us 1: IADC_H2_DGL_SET_2us 2: IADC_H2_DGL_SET_4us 3: IADC_H2_DGL_SET_8us 4: IADC_H2_DGL_SET_16us 5: IADC_H2_DGL_SET_32us 6: IADC_H2_DGL_SET_64us 7: IADC_H2_DGL_SET_128us 8: IADC_H2_DGL_SET_256us 9: IADC_H2_DGL_SET_512us 10: IADC_H2_DGL_SET_1024us 11: IADC_H2_DGL_SET_2048us 12: IADC_H2_DGL_SET_4096us 13: IADC_H2_DGL_SET_8192us 14: IADC_H2_DGL_SET_16384us 15: IADC_H2_DGL_SET_32768us
7 : 4	IADC_H2_DGL_CLR	Clear deglitch time 0: IADC_H2_DGL_CLR_1ms 1: IADC_H2_DGL_CLR_2ms 2: IADC_H2_DGL_CLR_4ms 3: IADC_H2_DGL_CLR_8ms 4: IADC_H2_DGL_CLR_16ms 5: IADC_H2_DGL_CLR_32ms 6: IADC_H2_DGL_CLR_64ms 7: IADC_H2_DGL_CLR_128ms 8: IADC_H2_DGL_CLR_256ms 9: IADC_H2_DGL_CLR_512ms 10: IADC_H2_DGL_CLR_1024ms

BCLBIG_COMP_IADC_BA_DGL_CTL | 0x00001D58

Type:Read/Write

Reset: 0x0000007C

IADC_BA deglitch set and clear time configuration

Bits	Name	Description
3 : 0	IADC_BA_DGL_SET	Set deglitch time 0: IADC_BA_DGL_SET_1us 1: IADC_BA_DGL_SET_2us 2: IADC_BA_DGL_SET_4us 3: IADC_BA_DGL_SET_8us 4: IADC_BA_DGL_SET_16us 5: IADC_BA_DGL_SET_32us 6: IADC_BA_DGL_SET_64us 7: IADC_BA_DGL_SET_128us 8: IADC_BA_DGL_SET_256us 9: IADC_BA_DGL_SET_512us 10: IADC_BA_DGL_SET_1024us 11: IADC_BA_DGL_SET_2048us 12: IADC_BA_DGL_SET_4096us 13: IADC_BA_DGL_SET_8192us 14: IADC_BA_DGL_SET_16384us 15: IADC_BA_DGL_SET_32768us
7 : 4	IADC_BA_DGL_CLR	Clear deglitch time 0: IADC_BA_DGL_CLR_1ms 1: IADC_BA_DGL_CLR_2ms 2: IADC_BA_DGL_CLR_4ms 3: IADC_BA_DGL_CLR_8ms 4: IADC_BA_DGL_CLR_16ms 5: IADC_BA_DGL_CLR_32ms 6: IADC_BA_DGL_CLR_64ms 7: IADC_BA_DGL_CLR_128ms 8: IADC_BA_DGL_CLR_256ms 9: IADC_BA_DGL_CLR_512ms 10: IADC_BA_DGL_CLR_1024ms

BCLBIG_COMP_IADC_BF_DGL_CTL | 0x00001D59

Type:Read/Write

Reset: 0x0000007D

IADC_BF deglitch set and clear time configuration

Bits	Name	Description
3 : 0	IADC_BF_DGL_SET	Set deglitch time 0: IADC_BF_DGL_SET_1us 1: IADC_BF_DGL_SET_2us 2: IADC_BF_DGL_SET_4us 3: IADC_BF_DGL_SET_8us 4: IADC_BF_DGL_SET_16us 5: IADC_BF_DGL_SET_32us 6: IADC_BF_DGL_SET_64us 7: IADC_BF_DGL_SET_128us 8: IADC_BF_DGL_SET_256us 9: IADC_BF_DGL_SET_512us 10: IADC_BF_DGL_SET_1024us 11: IADC_BF_DGL_SET_2048us 12: IADC_BF_DGL_SET_4096us 13: IADC_BF_DGL_SET_8192us 14: IADC_BF_DGL_SET_16384us 15: IADC_BF_DGL_SET_32768us
7 : 4	IADC_BF_DGL_CLR	Clear deglitch time 0: IADC_BF_DGL_CLR_1ms 1: IADC_BF_DGL_CLR_2ms 2: IADC_BF_DGL_CLR_4ms 3: IADC_BF_DGL_CLR_8ms 4: IADC_BF_DGL_CLR_16ms 5: IADC_BF_DGL_CLR_32ms 6: IADC_BF_DGL_CLR_64ms 7: IADC_BF_DGL_CLR_128ms 8: IADC_BF_DGL_CLR_256ms 9: IADC_BF_DGL_CLR_512ms 10: IADC_BF_DGL_CLR_1024ms

BCLBIG_COMP_BOB_LO_DGL_CTL | 0x00001D5A

Type:Read/Write

Reset: 0x00000070

BOB_LO deglitch set and clear time configuration

Bits	Name	Description
3 : 0	BOB_L0_DGL_SET	Set deglitch time 0: BOB_L0_DGL_SET_1us 1: BOB_L0_DGL_SET_2us 2: BOB_L0_DGL_SET_4us 3: BOB_L0_DGL_SET_8us 4: BOB_L0_DGL_SET_16us 5: BOB_L0_DGL_SET_32us 6: BOB_L0_DGL_SET_64us 7: BOB_L0_DGL_SET_128us 8: BOB_L0_DGL_SET_256us 9: BOB_L0_DGL_SET_512us 10: BOB_L0_DGL_SET_1024us 11: BOB_L0_DGL_SET_2048us 12: BOB_L0_DGL_SET_4096us 13: BOB_L0_DGL_SET_8192us 14: BOB_L0_DGL_SET_16384us 15: BOB_L0_DGL_SET_32768us
7 : 4	BOB_L0_DGL_CLR	Clear deglitch time 0: BOB_L0_DGL_CLR_1ms 1: BOB_L0_DGL_CLR_2ms 2: BOB_L0_DGL_CLR_4ms 3: BOB_L0_DGL_CLR_8ms 4: BOB_L0_DGL_CLR_16ms 5: BOB_L0_DGL_CLR_32ms 6: BOB_L0_DGL_CLR_64ms 7: BOB_L0_DGL_CLR_128ms 8: BOB_L0_DGL_CLR_256ms 9: BOB_L0_DGL_CLR_512ms 10: BOB_L0_DGL_CLR_1024ms

BCLBIG_COMP_BOB_L1_DGL_CTL | 0x00001D5B

Type:Read/Write

Reset: 0x00000070

BOB_L1 deglitch set and clear time configuration

Bits	Name	Description
3 : 0	BOB_L1_DGL_SET	Set deglitch time 0: BOB_L1_DGL_SET_1us 1: BOB_L1_DGL_SET_2us 2: BOB_L1_DGL_SET_4us 3: BOB_L1_DGL_SET_8us 4: BOB_L1_DGL_SET_16us 5: BOB_L1_DGL_SET_32us 6: BOB_L1_DGL_SET_64us 7: BOB_L1_DGL_SET_128us 8: BOB_L1_DGL_SET_256us 9: BOB_L1_DGL_SET_512us 10: BOB_L1_DGL_SET_1024us 11: BOB_L1_DGL_SET_2048us 12: BOB_L1_DGL_SET_4096us 13: BOB_L1_DGL_SET_8192us 14: BOB_L1_DGL_SET_16384us 15: BOB_L1_DGL_SET_32768us
7 : 4	BOB_L1_DGL_CLR	Clear deglitch time 0: BOB_L1_DGL_CLR_1ms 1: BOB_L1_DGL_CLR_2ms 2: BOB_L1_DGL_CLR_4ms 3: BOB_L1_DGL_CLR_8ms 4: BOB_L1_DGL_CLR_16ms 5: BOB_L1_DGL_CLR_32ms 6: BOB_L1_DGL_CLR_64ms 7: BOB_L1_DGL_CLR_128ms 8: BOB_L1_DGL_CLR_256ms 9: BOB_L1_DGL_CLR_512ms 10: BOB_L1_DGL_CLR_1024ms

BCLBIG_COMP_BOB_L2_DGL_CTL | 0x00001D5C

Type:Read/Write

Reset: 0x00000070

BOB_L2 deglitch set and clear time configuration

Bits	Name	Description
3 : 0	BOB_L2_DGL_SET	Set deglitch time 0: BOB_L2_DGL_SET_1us 1: BOB_L2_DGL_SET_2us 2: BOB_L2_DGL_SET_4us 3: BOB_L2_DGL_SET_8us 4: BOB_L2_DGL_SET_16us 5: BOB_L2_DGL_SET_32us 6: BOB_L2_DGL_SET_64us 7: BOB_L2_DGL_SET_128us 8: BOB_L2_DGL_SET_256us 9: BOB_L2_DGL_SET_512us 10: BOB_L2_DGL_SET_1024us 11: BOB_L2_DGL_SET_2048us 12: BOB_L2_DGL_SET_4096us 13: BOB_L2_DGL_SET_8192us 14: BOB_L2_DGL_SET_16384us 15: BOB_L2_DGL_SET_32768us
7 : 4	BOB_L2_DGL_CLR	Clear deglitch time 0: BOB_L2_DGL_CLR_1ms 1: BOB_L2_DGL_CLR_2ms 2: BOB_L2_DGL_CLR_4ms 3: BOB_L2_DGL_CLR_8ms 4: BOB_L2_DGL_CLR_16ms 5: BOB_L2_DGL_CLR_32ms 6: BOB_L2_DGL_CLR_64ms 7: BOB_L2_DGL_CLR_128ms 8: BOB_L2_DGL_CLR_256ms 9: BOB_L2_DGL_CLR_512ms 10: BOB_L2_DGL_CLR_1024ms

BCLBIG_COMP_FL_L0_DGL_CTL | 0x00001D5D

Type:Read/Write

Reset: 0x00000070

FL_L0 deglitch set and clear time configuration

Bits	Name	Description
3 : 0	FL_L0_DGL_SET	Set deglitch time 0: FL_L0_DGL_SET_1us 1: FL_L0_DGL_SET_2us 2: FL_L0_DGL_SET_4us 3: FL_L0_DGL_SET_8us 4: FL_L0_DGL_SET_16us 5: FL_L0_DGL_SET_32us 6: FL_L0_DGL_SET_64us 7: FL_L0_DGL_SET_128us 8: FL_L0_DGL_SET_256us 9: FL_L0_DGL_SET_512us 10: FL_L0_DGL_SET_1024us 11: FL_L0_DGL_SET_2048us 12: FL_L0_DGL_SET_4096us 13: FL_L0_DGL_SET_8192us 14: FL_L0_DGL_SET_16384us 15: FL_L0_DGL_SET_32768us
7 : 4	FL_L0_DGL_CLR	Clear deglitch time 0: FL_L0_DGL_CLR_1ms 1: FL_L0_DGL_CLR_2ms 2: FL_L0_DGL_CLR_4ms 3: FL_L0_DGL_CLR_8ms 4: FL_L0_DGL_CLR_16ms 5: FL_L0_DGL_CLR_32ms 6: FL_L0_DGL_CLR_64ms 7: FL_L0_DGL_CLR_128ms 8: FL_L0_DGL_CLR_256ms 9: FL_L0_DGL_CLR_512ms 10: FL_L0_DGL_CLR_1024ms

BCLBIG_COMP_FL_L1_DGL_CTL | 0x00001D5E

Type:Read/Write

Reset: 0x00000070

FL_L1 deglitch set and clear time configuration

Bits	Name	Description
3 : 0	FL_L1_DGL_SET	Set deglitch time 0: FL_L1_DGL_SET_1us 1: FL_L1_DGL_SET_2us 2: FL_L1_DGL_SET_4us 3: FL_L1_DGL_SET_8us 4: FL_L1_DGL_SET_16us 5: FL_L1_DGL_SET_32us 6: FL_L1_DGL_SET_64us 7: FL_L1_DGL_SET_128us 8: FL_L1_DGL_SET_256us 9: FL_L1_DGL_SET_512us 10: FL_L1_DGL_SET_1024us 11: FL_L1_DGL_SET_2048us 12: FL_L1_DGL_SET_4096us 13: FL_L1_DGL_SET_8192us 14: FL_L1_DGL_SET_16384us 15: FL_L1_DGL_SET_32768us
7 : 4	FL_L1_DGL_CLR	Clear deglitch time 0: FL_L1_DGL_CLR_1ms 1: FL_L1_DGL_CLR_2ms 2: FL_L1_DGL_CLR_4ms 3: FL_L1_DGL_CLR_8ms 4: FL_L1_DGL_CLR_16ms 5: FL_L1_DGL_CLR_32ms 6: FL_L1_DGL_CLR_64ms 7: FL_L1_DGL_CLR_128ms 8: FL_L1_DGL_CLR_256ms 9: FL_L1_DGL_CLR_512ms 10: FL_L1_DGL_CLR_1024ms

BCLBIG_COMP_FL_L2_DGL_CTL | 0x00001D5F

Type:Read/Write

Reset: 0x00000070

FL_L2 deglitch set and clear time configuration

Bits	Name	Description
3 : 0	FL_L2_DGL_SET	Set deglitch time 0: FL_L2_DGL_SET_1us 1: FL_L2_DGL_SET_2us 2: FL_L2_DGL_SET_4us 3: FL_L2_DGL_SET_8us 4: FL_L2_DGL_SET_16us 5: FL_L2_DGL_SET_32us 6: FL_L2_DGL_SET_64us 7: FL_L2_DGL_SET_128us 8: FL_L2_DGL_SET_256us 9: FL_L2_DGL_SET_512us 10: FL_L2_DGL_SET_1024us 11: FL_L2_DGL_SET_2048us 12: FL_L2_DGL_SET_4096us 13: FL_L2_DGL_SET_8192us 14: FL_L2_DGL_SET_16384us 15: FL_L2_DGL_SET_32768us
7 : 4	FL_L2_DGL_CLR	Clear deglitch time 0: FL_L2_DGL_CLR_1ms 1: FL_L2_DGL_CLR_2ms 2: FL_L2_DGL_CLR_4ms 3: FL_L2_DGL_CLR_8ms 4: FL_L2_DGL_CLR_16ms 5: FL_L2_DGL_CLR_32ms 6: FL_L2_DGL_CLR_64ms 7: FL_L2_DGL_CLR_128ms 8: FL_L2_DGL_CLR_256ms 9: FL_L2_DGL_CLR_512ms 10: FL_L2_DGL_CLR_1024ms

BCLBIG_COMP_ALARM_CTL | 0x00001D60

Type:Read/Write

Reset: 0x000000FF

Alarm MUX control

Bits	Name	Description
1 : 0	PBS_ALARM_SEL	Select LVL2, LVL1, LVL0 or BA signal as the output to the PBS module 0: PBS_ALARM_LVL0_SEL 1: PBS_ALARM_LVL1_SEL 2: PBS_ALARM_LVL2_SEL 3: PBS_ALARM_BA_SEL

Bits	Name	Description
3 : 2	WLED_ALARM_SEL	Select LVL2, LVL1, LVL0 or BA signal as the output to the WLED module 0: WLED_ALARM_LVL0_SEL 1: WLED_ALARM_LVL1_SEL 2: WLED_ALARM_LVL2_SEL 3: WLED_ALARM_BA_SEL
5 : 4	FL_ALARM_SEL	Select LVL2, LVL1, LVL0 or BA signal as the output to the FL module 0: FL_ALARM_LVL0_SEL 1: FL_ALARM_LVL1_SEL 2: FL_ALARM_LVL2_SEL 3: FL_ALARM_BA_SEL
7 : 6	CHG_ALARM_SEL	Select LVL2, LVL1, LVL0 or BA signal as the output to the CHG module 0: CHG_ALARM_LVL0_SEL 1: CHG_ALARM_LVL1_SEL 2: CHG_ALARM_LVL2_SEL 3: CHG_ALARM_BA_SEL

BCLBIG_COMP_BA_N_ALARM_CTL | 0x00001D61

Type:Read/Write

Reset: 0x00000003

BA_N alarm MUX control

Bits	Name	Description
2 : 0	BA_N_ALARM_SEL	Select LVL2, LVL1, LVL0 or BA signal as the output to the BA_N BA_Nule 0: BA_N_ALARM_LVL0_SEL 1: BA_N_ALARM_LVL1_SEL 2: BA_N_ALARM_LVL2_SEL 3: BA_N_ALARM_BA_SEL 4: BA_N_ALARM_BF_SEL

BCLBIG_COMP_DGL_TRG_CLR | 0x00001D64

Type:Read/Write

Reset: 0x00000000

Clear status of dgl level triggers

Bits	Name	Description
0 : 0	DGL_LVL0_CLR	Write a 1 to clear trigger latches at this level; Note clock has to be requested for clear; Ensure status has cleared or >1ms before repeating operation; Clears *_LVL0_DGL status bits
1 : 1	DGL_LVL1_CLR	Write a 1 to clear trigger latches at this level; Note clock has to be requested for clear; Ensure status has cleared or >1ms before repeating operation; Clears *_LVL1_DGL status bits
2 : 2	DGL_LVL2_CLR	Write a 1 to clear trigger latches at this level; Note clock has to be requested for clear; Ensure status has cleared or >1ms before repeating operation; Clears *_LVL2_DGL status bits
3 : 3	DGL_BA_CLR	Write a 1 to clear trigger latches at this level; Note clock has to be requested for clear; Ensure status has cleared or >1ms before repeating operation; Clears *_BA_DGL status bits
4 : 4	DGL_BF_CLR	Write a 1 to clear trigger latches at this level; Note clock has to be requested for clear; Ensure status has cleared or >1ms before repeating operation; Clears *_BF_DGL status bits

BCLBIG_COMP_VADC_CH_SEL | 0x00001D70

Type:Read/Write

Reset: 0x00000084

VADC input channel selection (default is Vph_pwr)

Bits	Name	Description
7 : 0	VADC_CH_SEL	VADC input channel selection

BCLBIG_COMP_VADC_CTL | 0x00001D71

Type:Read/Write

Reset: 0x000000A1

LOW2 comparator clear deglitch timing

Bits	Name	Description
3 : 0	HW_SETTLE_DELAY	Sets time between AMUX configuration and conversion start
5 : 4	DEC_RATIO_SEL	Decimation Ratio
7 : 6	CAL_SEL	Selects calibration method

BCLBIG_COMP_VADC_CONV_REQ | 0x00001D72**Type:**Read/Write**Reset:** 0x00000000

Sends conversion request or enables monitoring

Bits	Name	Description
0 : 0	MONITOR_EN	Enables passive monitoring for measurements fitting VADC criteria 0: MONITOR_EN_FALSE 1: MONITOR_EN_TRUE
2 : 2	INTERVAL_EN	ADC conversions spaced out based on measured current and interval registers 0: INTERVAL_EN_FALSE 1: INTERVAL_EN_TRUE
3 : 3	SYNC_CPTR_EN	If monitoring is enabled, synchronous V measurements can be optionally captured, if monitoring vBt 0: SYNC_CPTR_EN_FALSE 1: SYNC_CPTR_EN_TRUE
7 : 7	REQ	Writing this bit with a 1, issues a VADC conversion request 0: ON_DEMAND_ADC_REQ_FALSE 1: ON_DEMAND_ADC_REQ_TRUE

BCLBIG_COMP_VADC_INTERVAL_HPM | 0x00001D73**Type:**Read/Write**Reset:** 0x000000FF

HPM mode ADC request frequency

Bits	Name	Description
7 : 0	INTERVAL	Left shifted by 1 and the resulting value is used to arrive at interval between vAdc conversion request in HPM mode; Clock period is 30.5us;

BCLBIG_COMP_VADC_INTERVAL_LPM | 0x00001D74**Type:**Read/Write**Reset:** 0x000000FF

LPM mode ADC request frequency

Bits	Name	Description
7 : 0	INTERVAL	Left shifted by 4 and the resulting value is used to arrive at interval between vAdc conversion request in LPM mode ; Clock period is 30.5us;

BCLBIG_COMP_VADC_CAPTURE_CFG | 0x00001D75

Type:Read/Write

Reset: 0x00000000

VADC response capture configuration

Bits	Name	Description
0 : 0	SETTLE_DELAY_QUALIFY	When monitoring, VADC response hardware settle delay should match or exceed VADC_CTL 0: RSP_SETTLE_DELAY_QUALIFY_FALSE 1: RSP_SETTLE_DELAY_QUALIFY_TRUE
1 : 1	DECIMATION_QUALIFY	When monitoring, VADC response decimation should match or exceed VADC_CTL 0: RSP_DECIMATION_QUALIFY_FALSE 1: RSP_DECIMATION_QUALIFY_TRUE
2 : 2	CALIBRATION_QUALIFY	When monitoring, VADC response calibration should match VADC_CTL 0: RSP_CALIBRATION_QUALIFY_FALSE 1: RSP_CALIBRATION_QUALIFY_TRUE

BCLBIG_COMP_VADC_DATA1 | 0x00001D76

Type:Read

Reset: 0x00000000

VADC level 0 alarm threshold

Bits	Name	Description
7 : 0	VADC_DATA1	VADC MSB data

BCLBIG_COMP_IADC_CH_SEL | 0x00001D80

Type:Read/Write

Reset: 0x000000A1

IADC input channel selection (default is internal sense)

Bits	Name	Description
7 : 0	IADC_CH_SEL	IADC input channel selection

BCLBIG_COMP_IADC_CTL | 0x00001D81

Type:Read/Write

Reset: 0x000000A1

LOW2 comparator clear deglitch timing

Bits	Name	Description
3 : 0	HW_SETTLE_DELAY	Sets time between AMUX configuration and conversion start
5 : 4	DEC_RATIO_SEL	Decimation Ratio
7 : 6	CAL_SEL	Selects calibration method

BCLBIG_COMP_IADC_CONV_REQ | 0x00001D82

Type:Read/Write

Reset: 0x00000000

Sends conversion request or enables monitoring

Bits	Name	Description
0 : 0	MONITOR_EN	Enables passive monitoring for measurements fitting IADC criteria 0: MONITOR_EN_FALSE 1: MONITOR_EN_TRUE
1 : 1	CONT_MEAS_EN	Enables continuous measurements to be made by IADC 0: CONT_MEAS_EN_FALSE 1: CONT_MEAS_EN_TRUE
2 : 2	INTERVAL_EN	ADC conversions spaced out based on measured current (lpm/hpm) and interval registers 0: INTERVAL_EN_FALSE 1: INTERVAL_EN_TRUE

Bits	Name	Description
3 : 3	SYNC_CPTR_EN	If monitoring is enabled, and focus is iBt, then synchronous I measurements can be optionally captured 0: SYNC_CPTR_EN_FALSE 1: SYNC_CPTR_EN_TRUE
7 : 7	REQ	Writing this bit with a 1, issues a IADC conversion request 0: ON_DEMAND_ADC_REQ_FALSE 1: ON_DEMAND_ADC_REQ_TRUE

BCLBIG_COMP_IADC_INTERVAL_HPM | 0x00001D83

Type:Read/Write

Reset: 0x000000FF

HPM mode ADC request frequency

Bits	Name	Description
7 : 0	INTERVAL	Left shifted by 1 and the resulting value is used to arrive at interval between iAdc conversion request in HPM mode; Clock period is 30.5us;

BCLBIG_COMP_IADC_INTERVAL_LPM | 0x00001D84

Type:Read/Write

Reset: 0x000000FF

LPM mode ADC request frequency

Bits	Name	Description
7 : 0	INTERVAL	Left shifted by 4 and the resulting value is used to arrive at interval between vAdc conversion request in LPM mode ; Clock period is 30.5us;

BCLBIG_COMP_IADC_CAPTURE_CFG | 0x00001D85

Type:Read/Write

Reset: 0x00000000

IADC response capture configuration

Bits	Name	Description
0 : 0	SETTLE_DELAY_QUALIFY	When monitoring, IADC response hardware settle delay should match or exceed VADC_CTL 0: RSP_SETTLE_DELAY_QUALIFY_FALSE 1: RSP_SETTLE_DELAY_QUALIFY_TRUE
1 : 1	DECIMATION_QUALIFY	When monitoring, IADC response decimation should match or exceed VADC_CTL 0: RSP_DECIMATION_QUALIFY_FALSE 1: RSP_DECIMATION_QUALIFY_TRUE
2 : 2	CALIBRATION_QUALIFY	When monitoring, IADC response calibration should match VADC_CTL 0: RSP_CALIBRATION_QUALIFY_FALSE 1: RSP_CALIBRATION_QUALIFY_TRUE

BCLBIG_COMP_IADC_DATA1 | 0x00001D86

Type:Read

Reset: 0x00000000

IADC MSB data

Bits	Name	Description
7 : 0	IADC_DATA1	IADC MSB data

BCLBIG_COMP_BAT_MISS_CFG | 0x00001D90

Type:Read/Write

Reset: 0x00000000

Battery missing configuration

Bits	Name	Description
0 : 0	BM_CRG_EN	Battery missing signal from charger with its battery missing algorithm, is also treated as battery missing
1 : 1	BM_REG_CONTROL_EN	Battery missing - response to portions of logic iAdc, vAdc, cmp, bob/flash is explicitly configured by bits in this register
2 : 2	BM_IADC_EN	When BM_REG_CONTROL_EN=1, upon battery missing, iAdc portion of logic responds by transitioning to quiescent state
3 : 3	BM_VADC_EN	When BM_REG_CONTROL_EN=1, upon battery missing, vAdc portion of logic responds by transitioning to quiescent state

Bits	Name	Description
4 : 4	BM_CMP_EN	When BM_REG_CONTROL_EN=1, upon battery missing, comparator portion of logic responds by transitioning to quiescent state
5 : 5	BM_BF_EN	When BM_REG_CONTROL_EN=1, upon battery missing, bob/flash portion of logic responds by transitioning to quiescent state

Module Name: BCLBIG_PLM

Base Address: 0x00001E00

Register Quick Reference:

Register	Offset	Type
BCLBIG_PLM_PERPH_TYPE	0x00001E04	Read
BCLBIG_PLM_PERPH_SUBTYPE	0x00001E05	Read
BCLBIG_PLM_INT_RT_STS	0x00001E10	Read
BCLBIG_PLM_INT_SET_TYPE	0x00001E11	Read
BCLBIG_PLM_INT_POLARITY_HIGH	0x00001E12	Read
BCLBIG_PLM_INT_POLARITY_LOW	0x00001E13	Read
BCLBIG_PLM_INT_LATCHED_CLR	0x00001E14	Write
BCLBIG_PLM_INT_EN_SET	0x00001E15	Read/Write
BCLBIG_PLM_INT_EN_CLR	0x00001E16	Read/Write
BCLBIG_PLM_INT_LATCHED_STS	0x00001E18	Read
BCLBIG_PLM_INT_PENDING_STS	0x00001E19	Read
BCLBIG_PLM_INT_MID_SEL	0x00001E1A	Read/Write
BCLBIG_PLM_INT_PRIORITY	0x00001E1B	Read/Write
BCLBIG_PLM_INT_VIRTUAL_OUTPUT	0x00001E1C	Read

BCLBIG_PLM_PERPH_TYPE | 0x00001E04

Type:Read

Reset: 0x00000009

Peripheral Type PMIC_CONSTANT

Bits	Name	Description
7 : 0	TYPE	BCLBIG_PLM

BCLBIG_PLM_PERPH_SUBTYPE | 0x00001E05**Type:**Read**Reset:** 0x00000006

Peripheral SubType PMIC_CONSTANT

Bits	Name	Description
7 : 0	SUBTYPE	BCLBIG_PLM

BCLBIG_PLM_INT_RT_STS | 0x00001E10**Type:**Read**Reset:** 0x00000000

Interrupt Real Time Status Bits

Bits	Name	Description
0 : 0	Imh_lvl0	Imh level 0 0: INT_RT_STATUS_LOW 1: INT_RT_STATUS_HIGH
1 : 1	Imh_lvl1	Imh level 1 0: INT_RT_STATUS_LOW 1: INT_RT_STATUS_HIGH
2 : 2	Imh_lvl2	Imh level 2 0: INT_RT_STATUS_LOW 1: INT_RT_STATUS_HIGH
3 : 3	Imh_ban	Imh ban 0: INT_RT_STATUS_LOW 1: INT_RT_STATUS_HIGH

BCLBIG_PLM_INT_SET_TYPE | 0x00001E11**Type:**Read**Reset:** 0x0000000F

0 = use level trigger interrupts, 1 = use edge trigger interrupts PMIC_CONSTANT

Bits	Name	Description
0 : 0	Imh_lvl0	No description provided for this bit field. 0: LEVEL 1: EDGE
1 : 1	Imh_lvl1	No description provided for this bit field. 0: LEVEL 1: EDGE
2 : 2	Imh_lvl2	No description provided for this bit field. 0: LEVEL 1: EDGE
3 : 3	Imh_ban	No description provided for this bit field. 0: LEVEL 1: EDGE

BCLBIG_PLM_INT_POLARITY_HIGH | 0x00001E12

Type:Read

Reset: 0x0000000F

1= Interrupt will trigger on a level high (rising edge) event, 0 = level high triggering is disabled
PMIC_CONSTANT

Bits	Name	Description
0 : 0	Imh_lvl0	No description provided for this bit field. 0: HIGH_TRIGGER_DISABLED 1: HIGH_TRIGGER_ENABLED
1 : 1	Imh_lvl1	No description provided for this bit field. 0: HIGH_TRIGGER_DISABLED 1: HIGH_TRIGGER_ENABLED
2 : 2	Imh_lvl2	No description provided for this bit field. 0: HIGH_TRIGGER_DISABLED 1: HIGH_TRIGGER_ENABLED
3 : 3	Imh_ban	No description provided for this bit field. 0: HIGH_TRIGGER_DISABLED 1: HIGH_TRIGGER_ENABLED

BCLBIG_PLM_INT_POLARITY_LOW | 0x00001E13

Type:Read

Reset: 0x0000000F

1' = Interrupt will trigger on a level low (falling edge) event, '0' = level low triggering is disabled
PMIC_CONSTANT

Bits	Name	Description
0 : 0	l _{mh} _lvl0	No description provided for this bit field. 0: LOW_TRIGGER_DISABLED 1: LOW_TRIGGER_ENABLED
1 : 1	l _{mh} _lvl1	No description provided for this bit field. 0: LOW_TRIGGER_DISABLED 1: LOW_TRIGGER_ENABLED
2 : 2	l _{mh} _lvl2	No description provided for this bit field. 0: LOW_TRIGGER_DISABLED 1: LOW_TRIGGER_ENABLED
3 : 3	l _{mh} _ban	No description provided for this bit field. 0: LOW_TRIGGER_DISABLED 1: LOW_TRIGGER_ENABLED

BCLBIG_PLM_INT_LATCHED_CLR | 0x00001E14

Type:Write

Reset: 0x00000000

writing a '1' to this interrupt will rearm the interrupt when an interrupt is pending. It clears the internal sticky and sent bits PMIC_ASYNC_PULSE_ONE

Bits	Name	Description
0 : 0	l _{mh} _lvl0	No description provided for this bit field.
1 : 1	l _{mh} _lvl1	No description provided for this bit field.
2 : 2	l _{mh} _lvl2	No description provided for this bit field.
3 : 3	l _{mh} _ban	No description provided for this bit field.

BCLBIG_PLM_INT_EN_SET | 0x00001E15

Type:Read/Write

Reset: 0x00000000

writing '0' to this register has no effect. Writing a '1' will enable the corresponding interrupt. Reading this register will readback enable status PMIC_SET_MASK

Bits	Name	Description
0 : 0	Imh_lvl0	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED
1 : 1	Imh_lvl1	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED
2 : 2	Imh_lvl2	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED
3 : 3	Imh_ban	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED

BCLBIG_PLM_INT_EN_CLR | 0x00001E16

Type:Read/Write

Reset: 0x00000000

writing '0' to this register has no effect. Writing a '1' will disable the corresponding interrupt. Reading this register will readback enable status PMIC_CLR_MASK=INT_EN_SET

Bits	Name	Description
0 : 0	Imh_lvl0	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED
1 : 1	Imh_lvl1	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED
2 : 2	Imh_lvl2	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED
3 : 3	Imh_ban	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED

BCLBIG_PLM_INT_LATCHED_STS | 0x00001E18

Type:Read

Reset: 0x00000000

Debug: Latched (Sticky) Interrupt. '1' indicates that the interrupt has triggered. Once the latched bit is set it can only be cleared by writing the clear bit.

Bits	Name	Description
0 : 0	Imh_lvl0	No description provided for this bit field. 0: NO_INT_LATCHED 1: INTERRUPT_LATCHED
1 : 1	Imh_lvl1	No description provided for this bit field. 0: NO_INT_LATCHED 1: INTERRUPT_LATCHED
2 : 2	Imh_lvl2	No description provided for this bit field. 0: NO_INT_LATCHED 1: INTERRUPT_LATCHED
3 : 3	Imh_ban	No description provided for this bit field. 0: NO_INT_LATCHED 1: INTERRUPT_LATCHED

BCLBIG_PLM_INT_PENDING_STS | 0x00001E19

Type:Read

Reset: 0x00000000

Debug: Pending is set if interrupt has been sent but not cleared.

Bits	Name	Description
0 : 0	Imh_lvl0	No description provided for this bit field. 0: NO_INT_PENDING 1: INTERRUPT_PENDING
1 : 1	Imh_lvl1	No description provided for this bit field. 0: NO_INT_PENDING 1: INTERRUPT_PENDING
2 : 2	Imh_lvl2	No description provided for this bit field. 0: NO_INT_PENDING 1: INTERRUPT_PENDING
3 : 3	Imh_ban	No description provided for this bit field. 0: NO_INT_PENDING 1: INTERRUPT_PENDING

BCLBIG_PLM_INT_MID_SEL | 0x00001E1A

Type:Read/Write

Reset: 0x00000000

Selects the MID that will receive the interrupt

Bits	Name	Description
1 : 0	INT_MID_SEL	No description provided for this bit field. 0: MID0 1: MID1 2: MID2 3: MID3

BCLBIG_PLM_INT_PRIORITY | 0x00001E1B

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	INT_PRIORITY	No description provided for this bit field. 0: SR 1: A

BCLBIG_PLM_INT_VIRTUAL_OUTPUT | 0x00001E1C

Type:Read

Reset: 0x00000001

Indicates the SPMI interrupt to be a virtual output PMIC_CONSTANT

Bits	Name	Description
0 : 0	INT_VIRTUAL_OUTPUT	0=regular interrupt, 1=Virtual output 0: NORMAL 1: VIRTUAL_OUTPUT

Module Name: VIB_LDO

Base Address: 0x00015300

Register Quick Reference:

Register	Offset	Type
VIB_LDO_REVISION1	0x00015300	Read
VIB_LDO_REVISION2	0x00015301	Read
VIB_LDO_REVISION3	0x00015302	Read
VIB_LDO_REVISION4	0x00015303	Read
VIB_LDO_PERPH_TYPE	0x00015304	Read
VIB_LDO_PERPH_SUBTYPE	0x00015305	Read
VIB_LDO_STATUS1	0x00015308	Read
VIB_LDO_STATUS3	0x0001530A	Read
VIB_LDO_STATUS4	0x0001530B	Read
VIB_LDO_INT_RT_STS	0x00015310	Read
VIB_LDO_INT_SET_TYPE	0x00015311	Read
VIB_LDO_INT_POLARITY_HIGH	0x00015312	Read
VIB_LDO_INT_POLARITY_LOW	0x00015313	Read/Write
VIB_LDO_INT_LATCHED_CLR	0x00015314	Write
VIB_LDO_INT_EN_SET	0x00015315	Read/Write
VIB_LDO_INT_EN_CLR	0x00015316	Read/Write
VIB_LDO_INT_MID_SEL	0x0001531A	Read/Write
VIB_LDO_INT_PRIORITY	0x0001531B	Read/Write
VIB_LDO_INT_SELF_CLEARING	0x0001531D	Read
VIB_LDO_ULS_VSET_LB	0x00015339	Read/Write
VIB_LDO_ULS_VSET_UB	0x0001533A	Read/Write
VIB_LDO_VSET_LB	0x00015340	Read/Write
VIB_LDO_VSET_UB	0x00015341	Read/Write
VIB_LDO_VSET_VALID_LB	0x00015342	Read
VIB_LDO_VSET_VALID_UB	0x00015343	Read
VIB_LDO_MODE_CTL2	0x00015344	Read/Write
VIB_LDO_MODE_CTL1	0x00015345	Read/Write
VIB_LDO_EN_CTL	0x00015346	Read/Write
VIB_LDO_FOLLOW_HWEN	0x00015347	Read/Write
VIB_LDO_PBS_VOTE_CTL	0x00015349	Read/Write

Register	Offset	Type
VIB_LDO_PD_CTL	0x000153A0	Read/Write

VIB_LDO_REVISION1 | 0x00015300

Type:Read

Reset: 0x00000000

HW Version Register [7:0] PMIC_CONSTANT

Bits	Name	Description
2 : 0	DIG_MINOR	This number is incremented for digital change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

VIB_LDO_REVISION2 | 0x00015301

Type:Read

Reset: 0x00000002

HW Version Register [15:8] PMIC_CONSTANT

Bits	Name	Description
2 : 0	DIG_MAJOR	This number is incremented when changes are made to the digital HW that are not backwards compatible with existing software.

VIB_LDO_REVISION3 | 0x00015302

Type:Read

Reset: 0x00000000

HW Version Register [23:16]

Bits	Name	Description
2 : 0	ANA_MINOR	This number is incremented for analog change that is not intended to affect software or any change that adds a new feature but is backwards compatible with old software. Software changes may be required to take advantage of the new features. Minor resets to zero when Major increments.

VIB_LDO_REVISION4 | 0x00015303

Type:Read

Reset: 0x00000001

HW Version Register [31:24]

Bits	Name	Description
2 : 0	ANA_MAJOR	This number is incremented when changes are made to the analog HW that are not backwards compatible with existing software.

VIB_LDO_PERPH_TYPE | 0x00015304

Type:Read

Reset: 0x00000015

Peripheral Type

Bits	Name	Description
7 : 0	TYPE	LDO

VIB_LDO_PERPH_SUBTYPE | 0x00015305

Type:Read

Reset: 0x0000007E

Peripheral SubType

Bits	Name	Description
7 : 0	SUBTYPE	P50 for example

VIB_LDO_STATUS1 | 0x00015308**Type:**Read**Reset:** 0x00000000

Status Registers

Bits	Name	Description
1 : 0	MODE_STATE	Indicates that the status of the LDO. Value is only valid when LDO is enabled. 0 : Bypass Mode 1 : Unused 2 : LPM Mode 3 : NPM Mode 0: MODE_STATE_BYP 1: MODE_STATE_UNUSED 2: MODE_STATE_LPM 3: MODE_STATE_NPM
2 : 2	SOFT_START_DONE	Indicates soft start is done when LDO is enabled. 1 = Softstart done 0 = Softstart in progress 0: NOT_DONE_SOFT_START 1: DONE_SOFT_START
5 : 5	VREG_OCP	The signal driving this bit should be a OCP_LATCHED_STS signal that only resets with dVdd_rh or by write to OCP_STATUS_CLR bit in reg 0x66. 1 = Over Current has been detected/latched. 0 = No fault detected 0: NO_OCP 1: OCP
6 : 6	VREG_ERROR	1 = Regulator is not stepping and has fallen below VREG_OK comparator threshold, or done stepping/softstart and not reached VREG_OK comparator threshold. 0 = Regulator is okay; no error condition or in Bypass 0: LDO_NO_ERR 1: LDO_ERR
7 : 7	VREG_READY	1 = Regulator is settled and ready to use or in Bypass 0 = Regulator is not ready due to stepping or soft-start in progress or below the de-bounced VREG_OK comparator threshold 0: LDO_NOT_READY 1: LDO_READY

VIB_LDO_STATUS3 | 0x0001530A**Type:**Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
1 : 1	LLC_PRESENT	Indicates to SW/user that this regulator supports LLC (load-line compensation) 0: NO_LLC 1: LLC

VIB_LDO_STATUS4 | 0x0001530B

Type:Read

Reset: 0x00000000

Status Registers

Bits	Name	Description
------	------	-------------

VIB_LDO_INT_RT_STS | 0x00015310

Type:Read

Reset: 0x00000000

Interrupt Real Time Status Bits

Bits	Name	Description
0 : 0	VREG_FAULT_RT_STS	FAULT condition has occurred 0: VREG_NO_FAULT 1: VREG_FAULT
1 : 1	VREG_ACK_RT_STS	Regulator is enabled and ready to use 0: VREG_NO_ACK 1: VREG_ACK

VIB_LDO_INT_SET_TYPE | 0x00015311

Type:Read

Reset: 0x00000003

0 = use level trigger interrupts, 1 = use edge trigger interrupts

Bits	Name	Description
0 : 0	VREG_FAULT_TYPE	Interrupt type, edge or level 0: LEVEL_TRIGGERED 1: EDGE_TRIGGERED
1 : 1	VREG_ACK_TYPE	Interrupt type, edge or level 0: LEVEL_TRIGGERED 1: EDGE_TRIGGERED

VIB_LDO_INT_POLARITY_HIGH | 0x00015312

Type:Read

Reset: 0x00000003

1= Interrupt will trigger on a level high (rising edge) event, 0 = level high triggering is disabled

Bits	Name	Description
0 : 0	VREG_FAULT_HIGH	Edge type, rising or Level type, high true 0: HIGH_TRIGGER_DISABLED 1: HIGH_TRIGGER_ENABLED
1 : 1	VREG_ACK_HIGH	Edge type, rising or Level type, high true 0: HIGH_TRIGGER_DISABLED 1: HIGH_TRIGGER_ENABLED

VIB_LDO_INT_POLARITY_LOW | 0x00015313

Type:Read/Write

Reset: 0x00000000

1' = Interrupt will trigger on a level low (falling edge) event, '0' = level low triggering is disabled

Bits	Name	Description
0 : 0	VREG_FAULT_LOW	Edge type, falling or Level type, low true 0: LOW_TRIGGER_DISABLED 1: LOW_TRIGGER_ENABLED
1 : 1	VREG_ACK_LOW	Edge type, falling or Level type, low true 0: LOW_TRIGGER_DISABLED 1: LOW_TRIGGER_ENABLED

VIB_LDO_INT_LATCHED_CLR | 0x00015314**Type:**Write**Reset:** 0x00000000

Writing a '1' to this interrupt will rearm the interrupt when an interrupt is pending. It clears the internal sticky and sent bits. This register is a back-up just in case the self-clearing interrupt logic does not work.

Bits	Name	Description
0 : 0	VREG_FAULT_LATCHED_CLR	No description provided for this bit field.
1 : 1	VREG_ACK_LATCHED_CLR	No description provided for this bit field.

VIB_LDO_INT_EN_SET | 0x00015315**Type:**Read/Write**Reset:** 0x00000000

writing '0' to this register has no effect. Writing a '1' will enable the corresponding interrupt. Reading this register will readback enable status PMIC_SET_MASK

Bits	Name	Description
0 : 0	VREG_FAULT_EN_SET	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED
1 : 1	VREG_ACK_EN_SET	No description provided for this bit field. 0: INT_DISABLED 1: INT_ENABLED

VIB_LDO_INT_EN_CLR | 0x00015316**Type:**Read/Write**Reset:** 0x00000000

writing '0' to this register has no effect. Writing a '1' will disable the corresponding interrupt. Reading this register will readback enable status PMIC_CLR_MASK=INT_EN_SET

Bits	Name	Description
0 : 0	VREG_FAULT_EN_CLR	No description provided for this bit field.
1 : 1	VREG_ACK_EN_CLR	No description provided for this bit field.

VIB_LDO_INT_MID_SEL | 0x0001531A

Type:Read/Write

Reset: 0x00000000

Selects the MID that will receive the interrupt

Bits	Name	Description
1 : 0	INT_MID_SEL	No description provided for this bit field. 0: INT_MID_SEL_0 1: INT_MID_SEL_1

VIB_LDO_INT_PRIORITY | 0x0001531B

Type:Read/Write

Reset: 0x00000000

SR=0 A=1

Bits	Name	Description
0 : 0	INT_PRIORITY	No description provided for this bit field. 0: INT_PRIORITY_SR 1: INT_PRIORITY_A

VIB_LDO_INT_SELF_CLEARING | 0x0001531D

Type:Read

Reset: 0x00000001

Indicate self clearing or regular interrupt 0 = Regular interrupt 1 = Self clearing interrupt

Bits	Name	Description
0 : 0	INT_SELF_CLEARING	No description provided for this bit field. 0: INT_SELF_CLEARING_0 1: INT_SELF_CLEARING_1

VIB_LDO_ULS_VSET_LB | 0x00015339

Type:Read/Write

Reset: 0x000000D8

PMIC_LATCHED_WRITE=ULS_VSET_UB

Bits	Name	Description
7 : 0	ULS_VSET_LB	LDO upper limit stop voltage set point bits<7:0>. 2-Byte Word (0x40 and 0x41). Vout = 2-byte word (dec) x 1mV

VIB_LDO_ULS_VSET_UB | 0x0001533A

Type:Read/Write

Reset: 0x000000D0

No description provided for this register.

Bits	Name	Description
3 : 0	ULS_VSET_UB	LDO upper limit stop voltage set point bits<7:0>. 2-Byte Word (0x40 and 0x41). Vout = 2-byte word (dec) x 1mV. Max combined value is 1.328mv (set as a default for both regs). Write will update ULS_VSET[15:0]. User must program ULS in LSB (8mV) increments to avoid undesired behavior

VIB_LDO_VSET_LB | 0x00015340

Type:Read/Write

Reset: 0x000000B8

PMIC_LATCHED_WRITE=VSET_UB

Bits	Name	Description
7 : 0	VSET_LB	LDO voltage set point Lower Byte (bits 7:0). Set point is a 2-Byte Word, reg 0x40 and 0x41. Vout = 2-byte word (dec) x 1mV. Although this register can be programmed in 1mV increments, the actual LDO LSB is as follows: NMOS, LV PMOS and MV PMOS LSB = 8mV

VIB_LDO_VSET_UB | 0x00015341

Type:Read/Write

Reset: 0x0000000B

No description provided for this register.

Bits	Name	Description
3 : 0	VSET_UB	LDO voltage set point Upper Byte (bits 15:8). Set point is a 2-Byte Word, reg 0x40 and 0x41. Vout = 2-byte word (dec) x 1mV. Although this register can be programmed in 1mV increments, the actual LDO LSB is as follows: NMOS, LV PMOS and MV PMOS LSB = 8mV

VIB_LDO_VSET_VALID_LB | 0x00015342

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 3	VSET_VALID_LB	Readback the valid output voltage setpoint Lower Byte (Bits 7:0). This value will also reflect any additional VSET offset due to the digital LLC feature (if present and enabled). VSET_VALID is not ENUM'd. This register should read 0x00 when LDO is off.

VIB_LDO_VSET_VALID_UB | 0x00015343

Type:Read

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
3 : 0	VSET_VALID_UB	Readback the valid output voltage setpoint Upper Byte (Bits 15:8). This value will also reflect any additional VSET offset due to the digital LLC feature (if present and enabled). VSET_VALID is not ENUM'd. This register should read 0x00 when LDO is off.

VIB_LDO_MODE_CTL2 | 0x00015344

Type:Read/Write

Reset: 0x00000007

Define LDO Mode Transitions

Bits	Name	Description
2 : 0	MODE_SECONDARY	LDO Mode: LDO will run in NPM when programmed to an unused setting. This setting only matters when 0x47 FOLLOW_HWEN or 0x49 PBS_VOTE_CTL is programmed. 111 = NPM (DEFAULT) 110 = Unused (-->NPM) 101 = Unused (-->NPM) 100 = LPM 011 = Unused (-->NPM) 010 = FORCED BYPASS 001 = Active Bypass NPM if LDO500. NPM if LDO510. 000 = Active Bypass LPM if LDO500. NPM if LDO510. 0: ACTIVE_BYPASS_LPM_OR_NPM 1: ACTIVE_BYPASS_NPM_OR_NPM 2: FORCED_BYPASS 3: UNUSED_3 4: LPM 5: UNUSED_5 6: UNUSED_6 7: NPM

VIB_LDO_MODE_CTL1 | 0x00015345

Type:Read/Write

Reset: 0x00000007

Define LDO Mode Transitions

Bits	Name	Description
2 : 0	MODE_PRIMARY	LDO Mode: LDO will run in NPM when programmed to an unused setting. 111 = NPM (DEFAULT) 110 = Unused (-->NPM) 101 = Unused (-->NPM) 100 = LPM 011 = Unused (-->NPM) 010 = FORCED BYPASS 001 = Active Bypass NPM if LDO500. NPM if LDO510. 000 = Active Bypass LPM if LDO500. NPM if LDO510. 0: ACTIVE_BYPASS_LPM_OR_NPM 1: ACTIVE_BYPASS_NPM_OR_NPM 2: FORCED_BYPASS 3: UNUSED_3 4: LPM 5: UNUSED_5 6: UNUSED_6 7: NPM

VIB_LDO_EN_CTL | 0x00015346

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
7 : 7	EN_LDO	1' = Enable the LDO, '0' = do not force LDO on 0: EN_LDO_FALSE 1: EN_LDO_TRUE

VIB_LDO_FOLLOW_HWEN | 0x00015347

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
0 : 0	EN_FOLLOW_HW_EN0	If this bit is set low then HWEN0 state does NOT control LDO state. If this bit is set high then: When HWEN0=1 --> LDO if forced on (regardless of reg 0x46) When HWEN0=0 --> LDO state depends on reg 0x46 0: EN_FOLLOW_HW_EN0_FALSE 1: EN_FOLLOW_HW_EN0_TRUE
1 : 1	EN_FOLLOW_HW_EN1	If this bit is set low then HWEN1 state does NOT control LDO state. If this bit is set high then: When HWEN1=1 --> LDO if forced on (regardless of reg 0x46) When HWEN1=0 --> LDO state depends on reg 0x46 0: EN_FOLLOW_HW_EN1_FALSE 1: EN_FOLLOW_HW_EN1_TRUE
2 : 2	EN_FOLLOW_HW_EN2	If this bit is set low then HWEN2 state does NOT control LDO state. If this bit is set high then: When HWEN2=1 --> LDO if forced on (regardless of reg 0x46) When HWEN2=0 --> LDO state depends on reg 0x46 0: EN_FOLLOW_HW_EN2_FALSE 1: EN_FOLLOW_HW_EN2_TRUE
3 : 3	EN_FOLLOW_PMIC_AWAKE	If this bit is set low then PMIC_AWAKE state does NOT control LDO state. If this bit is set high then: When PMIC_AWAKE=1 --> LDO if forced on (regardless of reg 0x46) When PMIC_AWAKE=0 --> LDO state depends on reg 0x46 0: EN_FOLLOW_PMIC_AWAKE_FALSE 1: EN_FOLLOW_PMIC_AWAKE_TRUE
4 : 4	MODE_FOLLOW_HW_EN0	If this bit is set low then HWEN0 state does NOT control LDO mode. If this bit is set high then: When HWEN0=0 --> mode is set by MODE_CTL1 reg (DEFAULT) When HWEN0=1 --> mode is set by max(MODE_CTL1,MODE_CTL2) reg 0: MODE_FOLLOW_HW_EN0_FALSE 1: MODE_FOLLOW_HW_EN0_TRUE
5 : 5	MODE_FOLLOW_HW_EN1	If this bit is set low then HWEN1 state does NOT control LDO mode. If this bit is set high then: When HWEN1=0 --> mode is set by MODE_CTL1 reg (DEFAULT) When HWEN1=1 --> mode is set by max(MODE_CTL1,MODE_CTL2) reg 0: MODE_FOLLOW_HW_EN1_FALSE 1: MODE_FOLLOW_HW_EN1_TRUE
6 : 6	MODE_FOLLOW_HW_EN2	If this bit is set low then HWEN2 state does NOT control LDO mode. If this bit is set high then: When HWEN2=0 --> mode is set by MODE_CTL1 reg (DEFAULT) When HWEN2=1 --> mode is set by max(MODE_CTL1,MODE_CTL2) reg 0: MODE_FOLLOW_HW_EN2_FALSE 1: MODE_FOLLOW_HW_EN2_TRUE

Bits	Name	Description
7 : 7	MODE_FOLLOW_PMIC_AWAKE	If this bit is set low then PMIC_AWAKE (sleep_b) state does NOT control LDO mode. If this bit is set high then: When PMIC_AWAKE=0--> mode is set by MODE_CTL1 reg (DEFAULT) When PMIC_AWAKE=1 --> mode is set by max(MODE_CTL1,MODE_CTL2) reg 0: MODE_FOLLOW_PMIC_AWAKE_FALSE 1: MODE_FOLLOW_PMIC_AWAKE_TRUE

VIB_LDO_PBS_VOTE_CTL | 0x00015349

Type:Read/Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
6 : 6	PBS_MODE	PBS Mode vote 0 = Mode is set by MODE_CTL1 reg (DEFAULT) 1 = Mode is set by max(MODE_CTL1,MODE_CTL2) reg 0: PBS_MODE_false 1: PBS_MODE_true
7 : 7	PBS_EN	Enables the LDO when asserted to HI. 0 = LDO will NOT be enabled (DEFAULT) 1= ENABLE LDO 0: PBS_EN_false 1: PBS_EN_true

VIB_LDO_PD_CTL | 0x000153A0

Type:Read/Write

Reset: 0x00000080

No description provided for this register.

Bits	Name	Description
3 : 3	LEAK_PD_EN	Intended for keeping Vout from rising due to passFET leakage at high temperature. 1 = Leakage pulldown is always enabled 0 = Leakage pulldown is always disabled (DEFAULT) 0: LEAKAGE_PD_ALWAYS_DISABLED 1: LEAKAGE_PD_ALWAYS_ENABLED
6 : 6	WEAK_PD_EN	Weak PD is never active while LDO is on (VREG_READY=1). 1 = Weak pulldown is enabled when the regulator is disabled 0 = Weak pulldown is always inactive (DEFAULT) 0: WEAK_PD_DISABLED 1: WEAK_PD_WHEN_LDO_IS_OFF
7 : 7	STRONG_PD_EN	Strong PD is never active while LDO is on (VREG_READY=1). Strong pull-down FET Rdson will vary with Vout. 1 = Strong pulldown is enabled when the regulator is disabled (DEFAULT) 0 = Strong pulldown is always inactive. 0: STRONG_PD_ALWAYS_OFF 1: STRONG_PD_WHEN_LDO_IS_OFF

Module Name: TEMP_ALARM

Base Address: 0x00002400

Register Quick Reference:

Register	Offset	Type
TEMP_ALARM_STATUS1	0x00002408	Read
TEMP_ALARM_SHUTDOWN_CTL1	0x00002440	Read/Write
TEMP_ALARM_SHUTDOWN_CTL2	0x00002442	Write
TEMP_ALARM_EN_CTL1	0x00002446	Read/Write

TEMP_ALARM_STATUS1 | 0x00002408

Type:Read

Reset: 0x00000000

Status Registers

Bits	Name	Description
2 : 2	ST2_SHUTDOWN_STS	Writing 1 to ST2_SHUTDOWN_CLR clears this bit 0: ST2_SHUTDOWN_STS_NO_EVENT 1: ST2_EVENT_OCCURRED

Bits	Name	Description
3 : 3	ST3_SHUTDOWN_STS	Writing 1 to ST3_SHUTDOWN_CLR clears this bit 0: ST3_SHUTDOWN_STS_NO_EVENT 1: ST3_EVENT_OCCURRED
6 : 4	TEMP_ALARM_FSM_STATE	TEMP_ALARM_FSM_STATE 0: STATE_0 1: STATE_1A 2: STATE_1B 3: STATE_2A 4: STATE_2B 5: STATE_3
7 : 7	TEMP_ALARM_OK	1: TEMP ALARM enabled 0: TEMP ALARM disabled 0: TEMP_ALARM_DISABLED 1: TEMP_ALARM_ENABLED

TEMP_ALARM_SHUTDOWN_CTL1 | 0x00002440

Type:Read/Write

Reset: 0x00000009

No description provided for this register.

Bits	Name	Description
1 : 0	TEMP_THRESH_CNTRL	TEMP_THRESH_CNTRL: THRESH_STAGE1_STAGE2_STAGE3 0: THRESH_90C_110C_140C 1: THRESH_95C_115C_145C 2: THRESH_100C_120C_150C 3: THRESH_105C_125C_155C
3 : 2	TEMP_ALARM_CLK_RATE	Control of threshold monitoring clock for Temp Alarm 0 : 100Hz (10ms) 1 : 50Hz (20ms) 2 : 25Hz (40ms) 3 : 12.5Hz (80ms) 0: TEMP_ALARM_CLK_RATE_0 1: TEMP_ALARM_CLK_RATE_1 2: TEMP_ALARM_CLK_RATE_2 3: TEMP_ALARM_CLK_RATE_3
6 : 6	OVRD_ST2_EN	OVRD_ST2_EN : Override partial automatic shutdown in stage 2 0: NO_ST2_OVERRIDE 1: OVERTEMP_ST2_SHUTDOWN_BLOCKED

Bits	Name	Description
7 : 7	OVRD_ST3_EN	OVRD_ST3_EN : Override automatic shutdown in stage 3 0: NO_ST3_OVERRIDE 1: OVERTEMP_ST3_SHUTDOWN_BLOCKED

TEMP_ALARM_SHUTDOWN_CTL2 | 0x00002442

Type:Write

Reset: 0x00000000

No description provided for this register.

Bits	Name	Description
6 : 6	ST2_SHUTDOWN_CLR	writng 1 clears ST2_SHUTDOWN_STS bit
7 : 7	ST3_SHUTDOWN_CLR	writng 1 clears ST3_SHUTDOWN_STS bit

TEMP_ALARM_EN_CTL1 | 0x00002446

Type:Read/Write

Reset: 0x00000001

No description provided for this register.

Bits	Name	Description
0 : 0	FOLLOW_TEMP_ALARM_HW_EN	No description provided for this bit field. 0: FOLLOW_HW_TEMP_ALARM_DISABLED 1: TEMP_ALARM_FOLLOWS_HW_EN
7 : 7	TEMP_ALARM_EN	No description provided for this bit field. 0: TEMP_ALARM_DISABLED 1: TEMP_ALARM_FORCED_ON

LEGAL INFORMATION

Your access to and use of this document, along with any specifications, reference board files, drawings, diagnostics and other information contained herein (collectively this "Documentation"), is subject to your (including the corporation or other legal entity you represent, collectively "You" or "Your") acceptance of the terms and conditions ("Terms of Use") set forth below. If You do not agree to these Terms of Use, you may not use this Documentation and shall immediately destroy any copy thereof.

1) Legal Notice.

This Documentation is being made available to You solely for Your internal use with those products and service offerings of Qualcomm Technologies, Inc. ("Qualcomm Technologies") and its affiliates described in this Documentation, and shall not be used for any other purposes. This Documentation may not be altered, edited, or modified in any way without Qualcomm Technologies' prior written approval. Unauthorized use or disclosure of this Documentation or the information contained herein is strictly prohibited, and You agree to indemnify Qualcomm Technologies, its affiliates and licensors for any damages or losses suffered by Qualcomm Technologies, its affiliates and licensors for any such unauthorized uses or disclosures of this Documentation, in whole or part.

Qualcomm Technologies, its affiliates and licensors retain all rights and ownership in and to this Documentation. No license to any trademark, patent, copyright, mask work protection right or any other intellectual property right is either granted or implied by this Documentation or any information disclosed herein, including, but not limited to, any license to make, use, import or sell any product, service or technology offering embodying any of the information in this Documentation.

THIS DOCUMENTATION IS BEING PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESSED, IMPLIED, STATUTORY OR OTHERWISE. TO THE MAXIMUM EXTENT PERMITTED BY LAW, QUALCOMM TECHNOLOGIES, ITS AFFILIATES AND LICENSORS SPECIFICALLY DISCLAIM ALL WARRANTIES OF TITLE, MERCHANTABILITY, NON-INFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, SATISFACTORY QUALITY, COMPLETENESS OR ACCURACY, AND ALL WARRANTIES ARISING OUT OF TRADE USAGE OR OUT OF A COURSE OF DEALING OR COURSE OF PERFORMANCE. MOREOVER, NEITHER QUALCOMM TECHNOLOGIES, NOR ANY OF ITS AFFILIATES OR LICENSORS, SHALL BE LIABLE TO YOU OR ANY THIRD PARTY FOR ANY EXPENSES, LOSSES, USE, OR ACTIONS HOWSOEVER INCURRED OR UNDERTAKEN BY YOU IN RELIANCE ON THIS DOCUMENTATION.

Certain product kits, tools and materials referenced in this Documentation may require You to accept additional terms and conditions before accessing or using those items.

Technical data specified in this Documentation may be subject to U.S. and other applicable export control laws. Transmission contrary to U.S. and any other applicable law is strictly prohibited.

Nothing in this Documentation is an offer to sell any of the components or devices referenced herein.

This Documentation is subject to change without further notification.

In the event of a conflict between these Terms of Use and the *Website Terms of Use* on www.qualcomm.com or the *Qualcomm Privacy Policy* referenced on www.qualcomm.com, these Terms of Use will control. In the event of a conflict between these Terms of Use and any other agreement (written or click-through) executed by You and Qualcomm Technologies or a Qualcomm Technologies affiliate with respect to Your access to and use of this Documentation, the other agreement will control.

These Terms of Use shall be governed by and construed and enforced in accordance with the laws of the State of California, excluding the U.N. Convention on International Sale of Goods, without regard to conflict of laws principles. Any dispute, claim or controversy arising out of or relating to these Terms of Use, or the breach or validity hereof, shall be adjudicated only by a court of competent jurisdiction in the county of San Diego, State of California, and You hereby consent to the personal jurisdiction of such courts for that purpose.

2) Trademark and Product Attribution Statements.

Qualcomm is a trademark or registered trademark of Qualcomm Incorporated. Arm is a registered trademark of Arm Limited (or its subsidiaries) in the U.S. and/or elsewhere. The Bluetooth® word mark is a registered trademark owned by Bluetooth SIG, Inc. Other product and brand names referenced in this Documentation may be trademarks or registered trademarks of their respective owners.

Snapdragon and Qualcomm branded products referenced in this Documentation are products of Qualcomm Technologies, Inc. and/or its subsidiaries. Qualcomm patented technologies are licensed by Qualcomm Incorporated.