

## 附录

## 一、12/24 小时数字时钟 VHDL 设计

## 1, 系统顶层逻辑图:



时序仿真波形




管脚定义以及锁定


		Node Name	Direction	Location	I/O Bank				
1	•	buzz	Output	PIN_112	7				
2		dk50m	Input	PIN_22	1				
3	<b>□</b>	led_a32	Output	PIN_129	8				
4	<b>O</b>	led_b33	Output	PIN_128	8				
5	<b>O</b>	led_c34	Output	PIN_127	7				
6	<b>■</b>	led_d35	Output	PIN_126	7				
7	<b>O</b>	led_dp39	Output	PIN_120	7				
8	•	led_e36	Output	PIN_125	7				
9	<b>O</b>	led_f37	Output	PIN_124	7				
10	<b>O</b>	led_g38	Output	PIN_121	7				
11	•	led_sa29	Output	PIN_132	8				
12	<b>O</b>	led_sb30	Output	PIN_133	8				
13	<b>O</b>	led_sc31	Output	PIN_135	8				
14		s_d	Input	PIN_25	2				
15		s_h	Input	PIN_91	6				
16		s_m	Input	PIN_90	6				
17		s_s	Input	PIN_89	5				
18		s_y	Input	PIN_24	2				
19		switch	Input	PIN_88	5				
20		switchP	Input	PIN_23	1				
21		< <new node="">&gt;</new>	· ·						

### 2, 分频模块。

①各个分频模块的模块图:



#### ②,分别对应的仿真波形:





## ③50mhz 分频至 1k 模块代码:

```
end process;
library ieee;
                                                    process(co)
use ieee.std_logic_unsigned.all;
                                                      begin
                                                      if co'event and co='1' then
use ieee.std_logic_1164.all;
entity wh4574_divto1k is
                                                       count2<=not count2;
 port(clk50m:in std_logic;
                                                      end if;
       clk1k:out std_logic);
                                                    end process;
end wh4574_divto1k;
                                                    clk1k<=count2;
architecture behav of wh4574_divto1k is
                                                end behav:
 signal count1:std_logic_vector(14 downto
                                                50mhz 分频至 2k 模块代码:
0);
 signal count2:std_logic;
                                                library ieee;
 signal co:std_logic;
                                                use ieee.std_logic_unsigned.all;
                                                use ieee.std_logic_1164.all;
        begin
  process(clk50m)
                                                entity wh4574_divto2k is
   begin
                                                 port(clk50m:in std_logic;
   if clk50m'event and clk50m='1' then
                                                       clk2k:out std_logic);
    if count1="110000110100111" then
                                                end wh4574 divto2k;
        count1<="000000000000000";
                                                architecture behav of wh4574 divto2k is
        co<='1';
                                                 signal count1:std_logic_vector(13 downto
        else
        count1<=count1+'1';
                                                 signal count2:std_logic;
        co<='0';
                                                 signal co:std logic;
    end if;
                                                         begin
   end if;
                                                  process(clk50m)
```


```
begin
                                                         else
   if clk50m'event and clk50m='1' then
                                                         count1<=count1+'1';
    if count1="11000011010011" then
                                                         co<='0';
        count1<="00000000000000";
                                                     end if;
        co<='1';
                                                    end if;
        else
                                                   end process;
        count1<=count1+'1';
                                                    process(co)
        co<='0';
                                                      begin
    end if;
                                                      if co'event and co='1' then
                                                       count2<=not count2;
   end if;
  end process;
                                                      end if;
   process(co)
                                                    end process;
     begin
                                                    clk5hz<=count2;
     if co'event and co='1' then
                                                end behav;
      count2<=not count2;
                                                5 分频代码:
     end if;
   end process;
                                                library ieee;
   clk2k<=count2;
                                                use ieee.std_logic_1164.all;
end behav;
                                                use ieee.std_logic_unsigned.all;
                                                entity wh4574_div_5 is
1k 分频至 5hz 代码:
                                                 port(clk:in std logic;
library ieee;
                                                       q:out std_logic);
use ieee.std_logic_unsigned.all;
                                                end wh4574_div_5;
use ieee.std_logic_1164.all;
                                                architecture behav of wh4574_div_5 is
entity wh4574 div1kto5 is
                                                 signal count:std logic vector(2 downto 0);
 port(inclk1k:in std_logic;
                                                 begin
       clk5hz:out std_logic);
                                                 process(clk)
end wh4574_div1kto5;
                                                  begin
architecture behav of wh4574_div1kto5 is
                                                    if clk'event and clk='1' then
                                                     if count="100"then
 signal count1:std_logic_vector(6 downto
                                                        count<="000";
0);
 signal count2:std logic;
                                                         q<='1';
 signal co:std_logic;
                                                     else
        begin
                                                         count<=count+1;
  process(inclk1k)
                                                         q<='0';
   begin
                                                     end if;
   if inclk1k'event and inclk1k='1' then
                                                    end if;
    if count1="1100011" then
                                                  end process;
        count1<="0000000";
                                                 end behav;
        co<='1';
```


- 3, 按键去抖动模块, 二选一模块。
- ① 模块图:





② 时序仿真波形依次为:








#### ③ 源代码:


```
按键去抖动:
                                                                else count2:=count2+1;
    library ieee;
                                                               end if;
    use ieee.std_logic_unsigned.all;
                                                               end if;
    use ieee.std_logic_1164.all;
                                                               end if;
    entity wh4574_qudou is
                                                               end process;
     port(clk,keyin :in std_logic;
                                                               end behav;
           keyout:out std_logic);
    end wh4574 qudou;
                                            二选一数选器:
    architecture behav of wh4574_qu
                                            library ieee;
dou is
                                            use ieee.std_logic_1164.all;
      begin
                                            entity wh4574_T_mux2 is
        process(clk)
                                            port(sel,a,b:in std_logic;
        variable count1,count2:std_logic
                                                         q:out std_logic);
_vector(3 downto 0);
                                            end wh4574_T_mux2;
         begin
                                            architecture bav of wh4574 T mux2 is
         if clk'event and clk='1' then
                                            begin
          if keyin='0' then
                                             process(sel,a,b)
            if count1="0101" then
                                              begin
                keyout<='0';
                                               if sel='1' then
               else count1:=count1+1;
                                                 q<=a;
            end if;
                                               else
                                                 q<=b;
           elsif keyin='1' then
                                               end if;
               if count2="0101" then
                                              end process;
                keyout<='1';
                                            end bav;
```

- 4,24,60进制计数器模块,24小时转12小时模块,动态译码显示模块。
  - ① 模块图:












- ② 时序仿真波形图。
- 24 进制计数波形:



60 进制仿真波形:



24 小时制转 12 小时制:



# ③ ,程序源代码.

```
end behav:
    24 进制计数器:
library ieee;
                                                60 进制:
use ieee.std_logic_1164.all;
                                                library ieee;
use ieee.std_logic_unsigned.all;
                                                use ieee.std_logic_1164.all;
                                                use ieee.std_logic_unsigned.all;
                                                entity wh4574_count60 is
entity wh4574_count24 is
port(CLK:in std_logic;
                                                port(clk:in std_logic;
     bcd10,bcd1:buffer std_logic_vector(3
                                                     bcd10,bcd1:buffer std_logic_vector(3
downto 0);
                                                downto 0);
     CO:OUT STD_LOGIC);
                                                     preset:in std_logic;
end wh4574_count24;
                                                     co:out std_logic);
                                                end wh4574_count60;
architecture behav of wh4574_count24 is
                                                architecture rtl of wh4574_count60 is
 begin
                                                signal co 1:std logic;
   process(CLK,bcd10)
                                                 begin
   begin
                                                  process(clk,preset)
     if CLK'EVENT AND CLK='1' THEN
                                                   begin
      if bcd10="0010"and bcd1="0011" th
                                                    if preset='0' then
                                                     bcd1<="0000";
en
       bcd1<="0000";
                                                    else
       CO<='1';
                                                     if clk='1'and clk'event then
      elsif bcd1="1001" then
                                                       if bcd1="1001" then
          bcd1<="0000";
                                                        bcd1<="0000";
          CO<='0';
                                                       else
                                                        bcd1<=bcd1+'1';
      else
        bcd1<=bcd1+'1';
                                                      end if;
       CO<='0';
                                                     end if;
      end if;
                                                    end if;
     end if;
                                                   end process;
   end process;
                                                  process(clk,preset,bcd1)
                                                   begin
   process(CLK,bcd1)
                                                    if preset='0' then
                                                     bcd10<="0000";
    begin
     if CLK'event and CLK='1' then
                                                     co_1<='0';
      if bcd1="0011"and bcd10="0010" th
                                                    else
                                                     if clk='1'and clk'event then
en
                                                       if bcd1="1000"and bcd10="0101" th
       bcd10<="0000";
      elsif bcd1="1001" then
                                                en
        bcd10<=bcd10+'1';
                                                        co 1<='1';
                                                       elsif bcd1="1001"and bcd10="0101"
      end if;
     end if;
                                                 then
   end process;
                                                        bcd10<="0000";
```

```
0";T12 1<="0111";
       co 1<='0';
      elsif bcd1="1001" then
                                                    when "100001000"=>T12_10<="000
                                            0";T12_1<="1000";
       bcd10<=bcd10+'1';
       co 1<='0';
                                                    when "100001001"=>T12 10<="000
      end if;
                                            0";T12 1<="1001";
     end if;
                                                    when "100010000"=>T12_10<="000
    end if;
                                            1";T12 1<="0000";
                                                    when "100010001"=>T12_10<="000"
   end process;
   co<=not co_1;
                                            1";T12 1<="0001";
   end rtl;
                                                    when "100010010"=>T12_10<="000
                                            0";T12_1<="0000";
24 转换 12
                                                    when "100010011"=>T12_10<="000
library ieee;
                                            0";T12_1<="0001";
                                                    when "100010100"=>T12 10<="000
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
                                            0";T12_1<="0010";
entity wh4574 trans is
                                                    when "100010101"=>T12_10<="000"
  port(clk:in std_logic;
                                            0";T12 1<="0011";
       switchP:in std_logic;
                                                    when "100010110"=>T12 10<="000
       T24_10,T24_1:in std_logic_vector(3
                                            0";T12 1<="0100";
                                                    when "100010111"=>T12_10<="000
downto 0);
       T12 10,T12 1:buffer std logic vect
                                            0";T12 1<="0101";
or(3 downto 0));
                                                    when "100011000"=>T12_10<="000
end wh4574 trans;
                                            0";T12 1<="0110";
architecture behav of wh4574_trans is
                                                    when "100011001"=>T12_10<="000
 begin
                                            0";T12 1<="0111";
                                                    when "100100000"=>T12_10<="000"
   process(T24_10,T24_1)
                                            0";T12_1<="1000";
     begin
                                                    when "100100001"=>T12_10<="000"
      case switchP&T24_10&T24_1 is
                                            0";T12_1<="1001";
       when "100000000"=>T12 10<="000"
                                                    when "100100010"=>T12 10<="000"
0";T12 1<="0000";
                                            1";T12 1<="0000";
                                                    when "100100011"=>T12 10<="000"
       when "100000001"=>T12 10<="000
0";T12_1<="0001";
                                            1";T12_1<="0001";
       when "100000010"=>T12_10<="000
                                                    when "100100100"=>T12_10<="000"
0";T12 1<="0010";
                                            0";T12 1<="0000";
       when "100000011"=>T12_10<="000
                                                    when "000000000"=>T12_10<="000
0";T12 1<="0011";
                                            0";T12 1<="0000";
                                                    when "000000001"=>T12_10<="000
       when "100000100"=>T12_10<="000
0";T12_1<="0100";
                                            0";T12_1<="0001";
       when "100000101"=>T12_10<="000
                                                    when "000000010"=>T12_10<="000
0";T12_1<="0101";
                                            0";T12 1<="0010";
       when "100000110"=>T12 10<="000
                                                    when "000000011"=>T12 10<="000
0";T12 1<="0110";
                                            0";T12 1<="0011";
       when "100000111"=>T12_10<="000"
                                                    when "000000100"=>T12_10<="000
```

```
0";T12 1<="0100";
       when "000000101"=>T12 10<="000
                                                   end process;
0";T12_1<="0101";
                                                 end behav;
       when "000000110"=>T12 10<="000
0";T12 1<="0110";
                                              动态译码显示模块
       when "000000111"=>T12_10<="000
                                              library ieee;
0";T12 1<="0111";
                                               use ieee.std_logic_1164.all;
       when "000001000"=>T12_10<="000
                                              use ieee.std_logic_unsigned.all;
0";T12 1<="1000";
                                              entity wh4574_led is
       when "000001001"=>T12 10<="000
                                               port(din0,din1,din2,din3,din4,din5,din6,din7:i
0";T12_1<="1001";
                                               n std logic vector(3 downto 0);
       when "000010000"=>T12 10<="000
                                                    clk:in std_logic;
1";T12_1<="0000";
                                                    led_sa,led_sb,led_sc:out std_logic;
       when "000010001"=>T12 10<="000
                                                    led_a,led_b,led_c,led_d,led_e,led_f,led
1";T12_1<="0001";
                                               _g,led_dp:out std_logic);
       when "000010010"=>T12 10<="000
                                                end entity;
1";T12 1<="0010";
       when "000010011"=>T12 10<="000
                                                architecture behav of wh4574_led is
1";T12 1<="0011";
                                                signal seg:std_logic_vector(6 downto 0);
       when "000010100"=>T12_10<="000
                                                signal sel:std_logic_vector( 2 downto 0);
                                                signal num:std logic vector(3 downto 0);
1";T12 1<="0100";
       when "000010101"=>T12_10<="000
                                                signal s:std_logic_vector(2 downto 0);
1";T12 1<="0101";
                                                begin
       when "000010110"=>T12_10<="000
                                                led_sa<=sel(0);</pre>
1";T12 1<="0110";
                                                led sb<=sel(1);</pre>
       when "000010111"=>T12 10<="000
                                                led_sc<=sel(2);</pre>
1";T12 1<="0111";
                                                led_a < = seg(0);
       when "000011000"=>T12 10<="000
                                                led_b <= seg(1);
1";T12_1<="1000";
                                                led_c<=seg(2);</pre>
       when "000011001"=>T12 10<="000
                                                led d \le seg(3);
1";T12_1<="1001";
                                                led_e<=seg(4);</pre>
       when "000100000"=>T12 10<="001
                                                led f < seg(5);
0";T12 1<="0000";
                                                led_g <= seg(6);
       when "000100001"=>T12_10<="001
                                                process(clk)
0";T12 1<="0001";
                                              begin
       when "000100010"=>T12_10<="001
                                              if rising_edge(clk) then
0";T12_1<="0010";
                                                if s="111" then
                                                   s<="000";
       when "000100011"=>T12_10<="001
0";T12_1<="0011";
                                                   else s<=s+'1';
       when "000100100"=>T12_10<="001
                                                end if;
0";T12_1<="0100";
                                                end if;
       when others=>T12 10<="ZZZZ";T12
                                                end process;
_1<="ZZZZ";
                                                process(s,din0,din1,din2,din3,din4,din5,din6,
                                              din7)
      end case;
```

```
begin
if s="000" then
sel<="000";
num<=din0;
led dp<='0';
elsif s="001" then
sel<="001"; num<=din1;
led_dp<='0';
elsif s="010" then
sel<="010";num<=din2;
led dp<='1';
elsif s="011" then
sel<="011"; num<=din3;
led dp<='0';
elsif s="100" then
sel<="100";num<=din4;
led dp<='1';
elsif s="101" then
sel<="101"; num<=din5;
led_dp<='0';
elsif s="110" then
sel<="110";num<=din6;
led_dp<='0';
else
sel<="111";num<=din7;
led_dp<='0';
end if;
end process;
seg<="0111111" when num=0 else
     "0000110" when num=1 else
     "1011011" when num=2 else
     "1001111" when num=3 else
```


```
"1100110" when num=4 else
"1101101" when num=5 else
"1111101" when num=6 else
"0000111" when num=7 else
"1111111" when num=8 else
"1101111" when num=9 else
"1110111" when num=10 else
"1111100" when num=11 else
"0111001" when num=12 else
"1011110" when num=13 else
"ZZZZZZZZ" when num=14 else
"1110001" when num=15 else
"ZZZZZZZZ";
end behav;
```

### 5, 整点报时模块:

## ①,模块图:②,时序仿真波形

if clk1='1' then






#### ③,源代码:


```
library ieee;
                                                            buzz 1<=clk 1K;
use ieee.std_logic_1164.all;
                                                         else
use ieee.std_logic_unsigned.all;
                                                            buzz_1<='Z';
entity wh4574_chuck is
                                                         end if;
                                                   elsif (mm="0000" and m="0000") and
  port(clk_2K,clk_1K,clk1:in std_logic;
                                                (ss="0000") and (s="0000") then
        ss,s,mm,m:in std_logic_vector(3 do
wnto 0);
                                                        if clk1='1' then
        buzz:out std_logic);
                                                            buzz_1<=clk_2K;
end wh4574_chuck;
                                                         else
architecture behav of wh4574_chuck is
                                                            buzz_1<='Z';
signal buzz_1:std_logic;
                                                         end if;
  begin
                                                   else
                                                     buzz_1<='Z';
process(ss,s,mm,m,clk_2K,clk_1K,clk1)
 begin
                                                   end if;
   if (mm="0101" and m="1001") and (ss
                                                  buzz<=buzz 1;
="0101") and (s>4) and (s<=9) then
                                                 end process;
                                                end behav;
```

## 二 乐曲播放电路设计

1 电路系统逻辑顶层图:



## 时序仿真波形:



## 管脚定义锁定表:

No		de Name /	Direction	Location	I/O Bank	VREF Group	I/O Standard	Reserved
1		C_G Input		PIN_23	1	B1_N0	2.5 V (default)	
2		dk_50MHz	Input	PIN_22	1	B1_N0	2.5 V (default)	
3	• 💿	led[0]	Output	PIN_129	8	B8_N0	2.5 V (default)	
4	<b>O</b>	led[1]	Output	PIN_128	8	B8_N0	2.5 V (default)	
5	•	led[2]	Output	PIN_127	7	B7_N0	2.5 V (default)	
6	•	led[3]	Output	PIN_126	7	B7_N0	2.5 V (default)	
7	•	led[4]	Output	PIN_125	7	B7_N0	2.5 V (default)	
8	•	led[5]	Output	PIN_124	7	B7_N0	2.5 V (default)	
9	•	led[6]	Output	PIN_121	7	B7_N0	2.5 V (default)	
10	<b>O</b>	led[7]	Output	PIN_120	7	B7_N0	2.5 V (default)	
11	<b>•</b>	led_s[0]	Output	PIN_132	8	B8_N0	2.5 V (default)	
12	•	led_s[1]	Output	PIN_133	8	B8_N0	2.5 V (default)	
13	•	led_s[2]	Output	PIN_135	8	B8_N0	2.5 V (default)	
14	•	speak	Output	PIN_112	7	B7_N0	2.5 V (default)	

#### 2 乐曲节拍发生器模块:

#### ①,模块图及时序仿真波形:



```
0 ps 51.2 us 102.4 us 153.6 us 204.8
22.425 ns
6 X7 X 8 X6 X 8 X7 X 6 X
```

```
library ieee;
use ieee.std_logic_1164.all;
use ieee.std logic unsigned.all;
use ieee.std_logic_arith.all;
entity wh4574_music_rom is
 port(clk,back,pause: in std_logic;
       index: out std_logic_vector(3 downto
0);
       set1: in std_logic_vector(3 downto 0));
end wh4574 music rom;
architecture behav of wh4574_music_rom is
 subtype word is integer range 0 to 15;
 type memory is array(0 to 523) of word;
 signal rom: memory;
 signal clk_cnt: integer range 0 to 249;
                                                   begin
 signal clk_4Hz: std_logic;
 signal adr: integer range 0 to 523;
 begin
divide: process(clk)
           begin
             if (clk'event and clk ='1') then
                                                   <=9;
                  if clk cnt=249 then
                                                   5)<=0;
clk cnt<=0;clk 4Hz<='1';
                   else
                                                   <=5:
clk_cnt<=clk_cnt+1;clk_4Hz<='0';
                                                   <=9;
                   end if;
              end if;
                                                   27)<=9;
           end process;
cnt:process(clk_4Hz,back,pause)
                                                   <=8;
       begin
```

if pause='1' then

<=0;

```
if adr=523 then
                 adr<=0;
            elsif (back='0') then
                  adr<=0;
            elsif
                     (clk_4Hz'event
                                       and
clk 4Hz='1'and back='1') then
                  adr<=adr+1;
                  end if;
                  else
                  null;
                  end if;
        end process;
 music:process(set1)
  if set1="0011" then
index<=conv std logic vector(rom(adr),4);
rom(0)<=0;rom(1)<=0;rom(2)<=0;rom(3)<=5;
rom(4)<=8;rom(5)<=5;rom(6)<=8;rom(7)<=9;
rom(8)<=11;rom(9)<=11;rom(10)<=10;rom(11)
rom(12)<=9;rom(13)<=10;rom(14)<=10;rom(1
rom(16)<=0;rom(17)<=0;rom(18)<=0;rom(19)
rom(20)<=8;rom(21)<=5;rom(22)<=8;rom(23)
rom(24)<=11;rom(25)<=11;rom(26)<=10;rom(
rom(28)<=9;rom(29)<=10;rom(30)<=9;rom(31)
rom(32)<=8;rom(33)<=8;rom(34)<=0;rom(35)
```

```
rom(124)<=12;rom(125)<=12;rom(126)<=13;r
rom(36)<=0;rom(37)<=5;rom(38)<=8;rom(39)
<=9:
                                             om(127)<=13;
rom(40)<=11;rom(41)<=11;rom(42)<=9;rom(4
                                             rom(128)<=12;rom(129)<=12;rom(130)<=11;r
3)<=8;
                                             om(131)<=11;
rom(44)<=8;rom(45)<=6;rom(46)<=6;rom(47)
                                             rom(132)<=10;rom(133)<=10;rom(134)<=10;r
<=5;
                                             om(135)<=10;
rom(48)<=5;rom(49)<=5;rom(50)<=5;rom(51)
                                             rom(136)<=11;rom(137)<=10;rom(138)<=11;r
<=5;
                                             om(139)<=11;
rom(52)<=0;rom(53)<=0;rom(54)<=0;rom(55)
                                             rom(140)<=8;rom(141)<=8;rom(142)<=8;rom(
<=0;
                                             143)<=8;
rom(56)<=0;rom(57)<=0;rom(58)<=0;rom(59)
                                             rom(148)<=9;rom(149)<=10;rom(150)<=10;ro
<=5;
                                             m(151) <= 10;
rom(60)<=8;rom(61)<=5;rom(62)<=8;rom(63)
                                             rom(152)<=10;rom(153)<=10;rom(154)<=0;ro
<=9:
                                             m(155) < = 7;
rom(64)<=11;rom(65)<=11;rom(66)<=10;rom(
                                             rom(156)<=8;rom(157)<=7;rom(158)<=6;rom(
67)<=9;
                                             159)<=6;
rom(68)<=9;rom(69)<=10;rom(70)<=10;rom(7
                                             rom(160)<=6;rom(161)<=8;rom(162)<=8;rom(
1)<=0;
                                             163)<=8;
rom(72)<=0;rom(73)<=0;rom(74)<=0;rom(75)
                                             rom(164)<=9;rom(165)<=9;rom(166)<=7;rom(
<=5;
                                             167)<=7;
rom(76)<=8;rom(77)<=5;rom(78)<=8;rom(79)
                                             rom(168)<=8;rom(169)<=8;rom(170)<=9;rom(
<=9;
                                             171)<=9;
rom(80)<=11;rom(81)<=11;rom(82)<=10;rom(
                                             rom(172)<=9;rom(173)<=9;rom(174)<=9;rom(
83)<=9;
                                             175)<=10;
rom(84)<=9;rom(85)<=10;rom(86)<=9;rom(87)
                                             rom(176)<=11;rom(177)<=11;rom(178)<=9;ro
<=8;
                                             m(179)<=10;
rom(88)<=8;rom(89)<=8;rom(90)<=0;rom(91)
                                             rom(180)<=10;rom(181)<=11;rom(182)<=13;r
<=13:
                                             om(183)<=12;
rom(92)<=13;rom(93)<=11;rom(94)<=11;rom(
                                             rom(184)<=12;rom(185)<=12;rom(186)<=12;r
95)<=10:
                                             om(187)<=12;
rom(96)<=9;rom(97)<=9;rom(98)<=8;rom(99)
                                             rom(188)<=8;rom(189)<=8;rom(190)<=9;rom(
<=9;
                                             191)<=9;
rom(100)<=9;rom(101)<=8;rom(102)<=10;ro
                                             rom(192)<=12;rom(193)<=12;rom(194)<=12;r
m(103)<=8;
                                             om(195)<=8;
rom(104)<=8;rom(105)<=8;rom(106)<=8;rom(
                                             rom(196)<=8;rom(197)<=9;rom(198)<=9;rom(
107)<=8;
                                             199)<=8;
rom(108)<=9;rom(109)<=10;rom(110)<=10;ro
                                             rom(200)<=12;rom(201)<=12;rom(202)<=12;r
m(111) <= 9;
                                             om(203)<=12;
rom(112)<=9;rom(113)<=9;rom(114)<=9;rom(
                                             rom(204)<=0;rom(205)<=10;rom(206)<=10;ro
115)<=9;
                                             m(207)<=12;
rom(116)<=0;rom(117)<=7;rom(118)<=8;rom(
                                             rom(208)<=13;rom(209)<=13;rom(210)<=10;r
119)<=7;
                                             om(211)<=9;
rom(120)<=6;rom(121)<=6;rom(122)<=6;rom(
                                             rom(212)<=9;rom(213)<=8;rom(214)<=8;rom(
123)<=12;
                                             215)<=12;
```

```
rom(216)<=12;rom(217)<=12;rom(218)<=12;r
                                             rom(304)<=11;rom(305)<=11;rom(306)<=12;r
om(219)<=12;
                                             om(307)<=9;
rom(220)<=0;rom(221)<=10;rom(222)<=10;ro
                                             rom(308)<=9;rom(309)<=8;rom(310)<=8;rom(
m(223)<=12;
                                             311)<=8;
rom(224)<=13;rom(225)<=13;rom(226)<=15;r
                                             rom(312)<=8;rom(313)<=8;rom(314)<=8;rom(
om(227)<=14;
                                             315)<=8;
rom(228)<=14;rom(229)<=13;rom(230)<=13;r
                                             rom(316)<=8;rom(317)<=8;rom(318)<=8;rom(
om(231)<=12;
                                             319)<=8;
rom(232)<=12;rom(233)<=10;rom(234)<=9;ro
                                             rom(320)<=0;rom(321)<=0;rom(322)<=0;rom(
m(235)<=8;
                                             323)<=0;
rom(236)<=8;rom(237)<=8;rom(238)<=6;rom(
                                             rom(324)<=0;rom(325)<=0;rom(326)<=0;rom(
239)<=8;
                                             327)<=0;
rom(240)<=11;rom(241)<=11;rom(242)<=10;r
                                             rom(328)<=0;rom(329)<=0;rom(330)<=0;rom(
om(243)<=9;
                                             331)<=0;
rom(244)<=9;rom(245)<=8;rom(246)<=9;rom(
                                             rom(332)<=0;rom(333)<=0;rom(334)<=0;rom(
247)<=9;
                                             335)<=0;
rom(248)<=9;rom(249)<=9;rom(250)<=9;rom(
                                             rom(336)<=0;rom(337)<=0;rom(338)<=0;rom(
251)<=9;
                                             339)<=0;
rom(252)<=8;rom(253)<=8;rom(254)<=9;rom(
                                             rom(340)<=0;rom(341)<=0;rom(342)<=0;rom(
255)<=9;
                                             343)<=0;
rom(256)<=12;rom(257)<=12;rom(258)<=12;r
                                             rom(344)<=0;rom(345)<=0;rom(346)<=0;rom(
om(259)<=8;
                                             347)<=0;
rom(260)<=8;rom(261)<=9;rom(262)<=9;rom(
                                             rom(348)<=0;rom(349)<=0;rom(350)<=0;rom(
263)<=8;
                                             351)<=0;
rom(264)<=12;rom(265)<=12;rom(266)<=12;r
                                             rom(352)<=0;rom(353)<=0;rom(354)<=0;rom(
om(267)<=12;
                                             355)<=0;
rom(268)<=0;rom(269)<=10;rom(270)<=10;ro
                                             rom(356)<=0;rom(357)<=0;rom(358)<=0;rom(
m(271)<=12;
                                             359)<=0;
rom(272)<=13;rom(273)<=13;rom(274)<=15;r
                                             rom(360)<=0;rom(361)<=0;rom(362)<=0;rom(
om(275)<=14;
                                             363)<=0;
rom(276)<=14;rom(277)<=13;rom(278)<=13;r
                                             rom(364)<=0;rom(365)<=0;rom(366)<=0;rom(
om(279)<=12;
                                             367)<=0;
rom(280)<=12;rom(281)<=12;rom(282)<=12;r
                                             rom(368)<=0;rom(369)<=0;rom(370)<=0;rom(
om(283)<=12;
                                             371)<=0;
rom(284)<=0;rom(285)<=10;rom(286)<=10;ro
                                             rom(372)<=0;rom(373)<=0;rom(374)<=0;rom(
m(287)<=12;
                                             375)<=0;
rom(288)<=13;rom(289)<=13;rom(290)<=15;r
                                             rom(376)<=0;rom(377)<=0;rom(378)<=0;rom(
om(291)<=14;
                                             379)<=0;
rom(292)<=14;rom(293)<=13;rom(294)<=13;r
                                             rom(380)<=0;rom(381)<=0;rom(382)<=0;rom(
om(295)<=12;
                                             383)<=0;
rom(296)<=12;rom(297)<=10;rom(298)<=14;r
                                             rom(384)<=0;rom(385)<=0;rom(386)<=0;rom(
om(299)<=15;
                                             387)<=0;
rom(300)<=15;rom(301)<=15;rom(302)<=10;r
                                             rom(388)<=0;rom(389)<=0;rom(390)<=0;rom(
om(303)<=10;
                                             391)<=0;
```

```
rom(392)<=0;rom(393)<=0;rom(394)<=0;rom(
                                             rom(4)<=12;rom(5)<=12;rom(6)<=12;rom(7)<
395)<=0:
                                             =12:
rom(396)<=0;rom(397)<=0;rom(398)<=0;rom(
                                             rom(8)<=8;rom(9)<=8;rom(10)<=7;rom(11)<=
399)<=0;
rom(400)<=0;rom(401)<=0;rom(402)<=0;rom(
                                             rom(12)<=10;rom(13)<=10;rom(14)<=10;rom(
403)<=0;
                                             15)<=10;
rom(404)<=0;rom(405)<=0;rom(406)<=0;rom(
                                             rom(16)<=8;rom(17)<=8;rom(18)<=7;rom(19)
407)<=0;
                                             <=8;
rom(408)<=0;rom(409)<=0;rom(410)<=0;rom(
                                             rom(20)<=5;rom(21)<=5;rom(22)<=10;rom(23)
411)<=0;
                                             <=10;
rom(412)<=0;rom(413)<=0;rom(414)<=0;rom(
                                             rom(24)<=9;rom(25)<=6;rom(26)<=7;rom(27)
415)<=0;
                                             <=8;
rom(416)<=0;rom(417)<=0;rom(418)<=0;rom(
                                             rom(28)<=9;rom(29)<=9;rom(30)<=9;rom(31)
419)<=0:
                                              <=9:
rom(420)<=0;rom(421)<=0;rom(422)<=0;rom(
                                             rom(32)<=8;rom(33)<=8;rom(34)<=7;rom(35)
423)<=0;
                                              <=8;
rom(424)<=0;rom(425)<=0;rom(426)<=0;rom(
                                             rom(36)<=12;rom(37)<=12;rom(38)<=12;rom(
427)<=0;
                                             39)<=12;
rom(428)<=0;rom(429)<=0;rom(430)<=0;rom(
                                             rom(40)<=13;rom(41)<=13;rom(42)<=14;rom(
431)<=0;
                                             43)<=13;
rom(432)<=0;rom(433)<=0;rom(434)<=0;rom(
                                             rom(44)<=10;rom(45)<=10;rom(46)<=10;rom(
435)<=0;
                                             47)<=10;
rom(436)<=0;rom(437)<=0;rom(438)<=0;rom(
                                             rom(48)<=13;rom(49)<=13;rom(50)<=14;rom(
439)<=0;
                                             51)<=15;
rom(440)<=0;rom(441)<=0;rom(442)<=0;rom(
                                             rom(52)<=12;rom(53)<=12;rom(54)<=10;rom(
443)<=0;
                                             55)<=10;
rom(444)<=0;rom(445)<=0;rom(446)<=0;rom(
                                             rom(56)<=11;rom(57)<=10;rom(58)<=6;rom(5
447)<=0;
                                             9)<=9;
rom(448)<=0;rom(449)<=0;rom(450)<=0;rom(
                                             rom(60)<=8;rom(61)<=8;rom(62)<=8;rom(63)
451)<=0;
                                              <=8:
rom(452)<=0;rom(453)<=0;rom(454)<=0;rom(
                                             rom(64)<=8;rom(65)<=8;rom(66)<=7;rom(67)
455)<=0;
                                              <=8;
rom(456)<=0;rom(457)<=0;rom(458)<=0;rom(
                                             rom(68)<=12;rom(69)<=12;rom(70)<=12;rom(
459)<=0;
                                             71)<=12;
rom(460)<=0;rom(461)<=0;rom(462)<=0;rom(
                                             rom(72)<=8;rom(73)<=8;rom(74)<=7;rom(75)
463)<=0;
                                             <=8;
rom(464)<=0;rom(465)<=0;rom(466)<=0;rom(
                                             rom(76)<=10;rom(77)<=10;rom(78)<=10;rom(
467)<=0;
                                             79)<=10:
rom(468)<=0;rom(469)<=0;rom(470)<=0;rom(
                                             rom(80)<=8;rom(81)<=8;rom(82)<=7;rom(83)
471)<=0;
                                             <=8:
                                             rom(84)<=5;rom(85)<=5;rom(86)<=10;rom(87)
  elsif set1="0001" then
                                             <=10;
index<=conv std logic vector(rom(adr),4);
                                             rom(88)<=9;rom(89)<=6;rom(90)<=7;rom(91)
rom(0)<=8;rom(1)<=8;rom(2)<=7;rom(3)<=8;
                                             <=8;
```

```
rom(180)<=13;rom(181)<=14;rom(182)<=15;r
rom(92)<=9;rom(93)<=9;rom(94)<=9;rom(95)
<=9:
                                             om(183)<=15;
rom(96)<=8;rom(97)<=8;rom(98)<=7;rom(99)
                                             rom(184)<=15;rom(185)<=15;rom(186)<=12;r
<=8;
                                             om(187)<=12;
rom(100)<=12;rom(101)<=12;rom(102)<=12;r
                                             rom(188)<=12;rom(189)<=12;rom(190)<=0;ro
om(103)<=12;
                                             m(191)<=8;
rom(104)<=13;rom(105)<=13;rom(106)<=14;r
                                             rom(192)<=15;rom(193)<=14;rom(194)<=13;r
om(107)<=15;
                                             om(195)<=13;
rom(108)<=12;rom(109)<=12;rom(110)<=12;r
                                             rom(196)<=11;rom(197)<=9;rom(198)<=9;ro
om(111)<=12;
                                             m(199)<=7;
rom(112)<=13;rom(113)<=13;rom(114)<=14;r
                                             rom(200)<=14;rom(201)<=13;rom(202)<=12;r
om(115)<=15;
                                             om(203)<=12;
rom(116)<=12;rom(117)<=12;rom(118)<=10;r
                                             rom(204)<=9;rom(205)<=8;rom(206)<=8;rom(
om(119)<=10;
                                             207)<=8;
rom(120)<=11;rom(121)<=10;rom(122)<=5;ro
                                             rom(208)<=9;rom(209)<=10;rom(210)<=11;ro
m(123) <= 9;
                                             m(211) <= 11;
rom(124)<=8;rom(125)<=5;rom(126)<=15;ro
                                             rom(212)<=11;rom(213)<=13;rom(214)<=12;r
m(127)<=14;
                                             om(215)<=12;
rom(128)<=13;rom(129)<=13;rom(130)<=11;r
                                             rom(216)<=10;rom(217)<=9;rom(218)<=10;ro
om(131)<=9;
                                             m(219)<=10;
rom(132)<=9;rom(133)<=5;rom(134)<=14;ro
                                             rom(220)<=10;rom(221)<=11;rom(222)<=12;r
m(135)<=13;
                                             om(223)<=8;
rom(136)<=12;rom(137)<=12;rom(138)<=9;ro
                                             rom(224)<=15;rom(225)<=14;rom(226)<=13;r
m(139) <= 8;
                                             om(227)<=13;
rom(140)<=8;rom(141)<=8;rom(142)<=9;rom(
                                             rom(228)<=11;rom(229)<=11;rom(230)<=14;r
143)<=10;
                                             om(231)<=15;
rom(144)<=11;rom(145)<=11;rom(146)<=11;r
                                             rom(232)<=15;rom(233)<=15;rom(234)<=12;r
om(147)<=13;
                                             om(235)<=12;
rom(148)<=12;rom(149)<=12;rom(150)<=10;r
                                             rom(236)<=9;rom(237)<=14;rom(238)<=15;ro
om(151)<=9;
                                             m(239)<=15;
rom(152)<=10;rom(153)<=10;rom(154)<=11;r
                                             rom(240)<=15;rom(241)<=13;rom(242)<=14;r
om(155)<=11;
                                             om(243)<=15;
rom(156)<=12;rom(157)<=8;rom(158)<=15;ro
                                             rom(244)<=15;rom(245)<=15;rom(246)<=13;r
m(159)<=14;
                                             om(247)<=14;
                                             rom(248)<=15;rom(249)<=15;rom(250)<=15;r
rom(160)<=13;rom(161)<=13;rom(162)<=11;r
om(163)<=11;
                                             om(251)<=9;
rom(164)<=14;rom(165)<=15;rom(166)<=15;r
                                             rom(252)<=9;rom(253)<=9;rom(254)<=15;ro
om(167)<=15;
                                             m(255)<=15;
rom(168)<=12;rom(169)<=12;rom(170)<=15;r
                                             rom(256)<=14;rom(257)<=14;rom(258)<=12;r
                                             om(259)<=12;
om(171)<=14;
rom(172)<=15;rom(173)<=15;rom(174)<=15;r
                                             rom(260)<=8;rom(261)<=8;rom(262)<=7;rom(
om(175)<=13;
                                             263)<=8;
rom(176)<=14;rom(177)<=15;rom(178)<=15;r
                                             rom(264)<=12;rom(265)<=12;rom(266)<=12;r
om(179)<=15;
                                             om(267)<=12;
```

```
rom(268)<=8;rom(269)<=8;rom(270)<=7;rom(
                                             rom(356)<=0;rom(357)<=0;rom(358)<=0;rom(
271)<=8;
                                             359)<=0:
rom(272)<=10;rom(273)<=10;rom(274)<=10;r
                                             rom(360)<=0;rom(361)<=0;rom(362)<=0;rom(
om(275)<=10;
                                             363)<=0;
rom(276)<=8;rom(277)<=8;rom(278)<=7;rom(
                                             rom(364)<=0;rom(365)<=0;rom(366)<=0;rom(
279)<=8;
                                             367)<=0;
rom(280)<=5;rom(281)<=5;rom(282)<=10;ro
                                             rom(368)<=0;rom(369)<=0;rom(370)<=0;rom(
m(283)<=10;
                                             371)<=0;
rom(284)<=9;rom(285)<=6;rom(286)<=7;rom(
                                             rom(372)<=0;rom(373)<=0;rom(374)<=0;rom(
287)<=8;
                                             375)<=0;
rom(288)<=9;rom(289)<=9;rom(290)<=9;rom(
                                             rom(376)<=0;rom(377)<=0;rom(378)<=0;rom(
291)<=9;
                                             379)<=0;
rom(292)<=8;rom(293)<=8;rom(294)<=7;rom(
                                             rom(380)<=0;rom(381)<=0;rom(382)<=0;rom(
                                             383)<=0;
295)<=8:
rom(296)<=12;rom(297)<=12;rom(298)<=12;r
                                             rom(384)<=0;rom(385)<=0;rom(386)<=0;rom(
om(299)<=12;
                                             387)<=0;
rom(300)<=13;rom(301)<=13;rom(302)<=14;r
                                             rom(388)<=0;rom(389)<=0;rom(390)<=0;rom(
om(303)<=15;
                                             391)<=0;
rom(304)<=12;rom(305)<=12;rom(306)<=12;r
                                             rom(392)<=0;rom(393)<=0;rom(394)<=0;rom(
om(307)<=12;
                                             395)<=0;
rom(308)<=13;rom(309)<=13;rom(310)<=14;r
                                             rom(396)<=0;rom(397)<=0;rom(398)<=0;rom(
om(311)<=15;
                                             399)<=0;
rom(312)<=12;rom(313)<=12;rom(314)<=10;r
                                             rom(400)<=0;rom(401)<=0;rom(402)<=0;rom(
om(315)<=10;
                                             403)<=0;
rom(316)<=11;rom(317)<=10;rom(318)<=6;ro
                                             rom(404)<=0;rom(405)<=0;rom(406)<=0;rom(
m(319)<=9;
                                             407)<=0;
rom(320)<=8;rom(321)<=8;rom(322)<=8;rom(
                                             rom(408)<=0;rom(409)<=0;rom(410)<=0;rom(
323)<=8;
                                             411)<=0;
rom(324)<=13;rom(325)<=13;rom(326)<=14;r
                                             rom(412)<=0;rom(413)<=0;rom(414)<=0;rom(
om(327)<=15;
                                             415)<=0;
rom(328)<=12;rom(329)<=12;rom(330)<=10;r
                                             rom(416)<=0;rom(417)<=0;rom(418)<=0;rom(
om(331)<=10;
                                             419)<=0;
rom(332)<=11;rom(333)<=10;rom(334)<=6;ro
                                             rom(420)<=0;rom(421)<=0;rom(422)<=0;rom(
m(335) <= 9;
                                             423)<=0;
rom(336)<=8;rom(337)<=8;rom(338)<=8;rom(
                                             rom(424)<=0;rom(425)<=0;rom(426)<=0;rom(
339)<=8;
                                             427)<=0;
rom(340)<=13;rom(341)<=13;rom(342)<=14;r
                                             rom(428)<=0;rom(429)<=0;rom(430)<=0;rom(
om(343)<=15;
                                             431)<=0;
rom(344)<=15;rom(345)<=15;rom(346)<=15;r
                                             rom(432)<=0;rom(433)<=0;rom(434)<=0;rom(
om(347)<=10;
                                             435)<=0;
rom(348)<=11;rom(349)<=10;rom(350)<=6;ro
                                             rom(436)<=0;rom(437)<=0;rom(438)<=0;rom(
m(351)<=9;
                                             439)<=0;
rom(352)<=9;rom(353)<=9;rom(354)<=8;rom(
                                             rom(440)<=0;rom(441)<=0;rom(442)<=0;rom(
355)<=8;
                                             443)<=0;
```


rom(444)<=0;rom(445)<=0;rom(446)<=0;rom(447)<=0; rom(448)<=0;rom(449)<=0;rom(450)<=0;rom(451)<=0; rom(452)<=0;rom(453)<=0;rom(454)<=0;rom(455)<=0; rom(456)<=0;rom(457)<=0;rom(458)<=0;rom(459)<=0; rom(460)<=0;rom(461)<=0;rom(462)<=0;rom(463)<=0; rom(464)<=0;rom(465)<=0;rom(466)<=0;rom(467)<=0;	1)<=11; rom(52)<=6;rom(53)<=7;rom(54)<=10;rom(55) <=10; rom(56)<=9;rom(57)<=8;rom(58)<=8;rom(59) <=8; rom(60)<=8;rom(61)<=8;rom(62)<=8;rom(63) <=8; rom(64)<=5;rom(65)<=11;rom(66)<=10;rom(6 7)<=10; rom(68)<=0;rom(69)<=10;rom(70)<=11;rom(7 1)<=10; rom(72)<=9;rom(73)<=8;rom(74)<=9;rom(75)
rom(468)<=0;rom(469)<=0;rom(470)<=0;rom(	<=10;
471)<=0;	rom(76)<=11;rom(77)<=10;rom(78)<=10;rom(
elsif set1="0010"then	79)<=10; rom(80)<=0;rom(81)<=6;rom(82)<=11;rom(83) <=11; rom(84)<=0;rom(85)<=11;rom(86)<=12;rom(8
index<=conv_std_logic_vector(rom(adr),4);	7)<=11;
rom(0)<=5;rom(1)<=11;rom(2)<=10;rom(3)<=	rom(88)<=9;rom(89)<=10;rom(90)<=11;rom(9
10;	1)<=11;
rom(4)<=0;rom(5)<=10;rom(6)<=11;rom(7)<=	rom(92)<=11;rom(93)<=10;rom(94)<=10;rom(
10;	95)<=10;
rom(8)<=9;rom(9)<=8;rom(10)<=9;rom(11)<=	rom(96)<=0;rom(97)<=8;rom(98)<=12;rom(99)
10;	<=12;
rom(12)<=11;rom(13)<=10;rom(14)<=10;rom(	rom(100)<=0;rom(101)<=12;rom(102)<=13;ro
15)<=10;	m(103)<=12;
rom(16)<=0;rom(17)<=6;rom(18)<=11;rom(19) <=11;	rom(104)<=11;rom(105)<=10;rom(106)<=10;r om(107)<=11;
rom(20)<=0;rom(21)<=11;rom(22)<=12;rom(2	rom(108)<=9;rom(109)<=7;rom(110)<=14;ro
3)<=11;	m(111)<=14;
rom(24)<=9;rom(25)<=10;rom(26)<=11;rom(2	rom(112)<=0;rom(113)<=13;rom(114)<=12;ro
7)<=11;	m(115)<=11;
rom(28)<=11;rom(29)<=10;rom(30)<=10;rom(31)<=10; rom(32)<=0;rom(33)<=8;rom(34)<=12;rom(35)	rom(116)<=6;rom(117)<=8;rom(118)<=10;ro m(119)<=10; rom(120)<=9;rom(121)<=8;rom(122)<=8;rom(
<=12;	123)<=8;
rom(36)<=0;rom(37)<=12;rom(38)<=13;rom(3	rom(124)<=8;rom(125)<=8;rom(126)<=0;rom(
9)<=12;	127)<=8;
rom(40)<=11;rom(41)<=10;rom(42)<=10;rom(43)<=11;	rom(128)<=11;rom(129)<=12;rom(130)<=12;r om(131)<=13;
rom(44)<=9;rom(45)<=8;rom(46)<=14;rom(47)	rom(132)<=11;rom(133)<=10;rom(134)<=9;ro
<=14;	m(135)<=0;
rom(48)<=0;rom(49)<=13;rom(50)<=12;rom(5	rom(136)<=6;rom(137)<=10;rom(138)<=11;ro
- (12)	(====, ================================

```
m(139) <= 11;
                                              m(227) <= 10;
rom(140)<=11;rom(141)<=12;rom(142)<=10;r
                                              rom(228)<=11;rom(229)<=11;rom(230)<=11;r
om(143)<=9;
                                              om(231)<=10;
rom(144)<=8;rom(145)<=0;rom(146)<=4;rom(
                                              rom(232)<=10;rom(233)<=10;rom(234)<=0;ro
147)<=9;
                                              m(235) < = 8;
rom(148)<=10;rom(149)<=10;rom(150)<=10;r
                                              rom(236)<=12;rom(237)<=12;rom(238)<=0;ro
om(151)<=11;
                                              m(239) <= 12;
rom(152)<=11;rom(153)<=6;rom(154)<=7;ro
                                              rom(240)<=13;rom(241)<=12;rom(242)<=11;r
                                              om(243)<=10;
m(155) <= 7;
rom(156)<=8;rom(157)<=9;rom(158)<=8;rom(
                                              rom(244)<=10;rom(245)<=11;rom(246)<=9;ro
159)<=8;
                                              m(247) <= 8;
rom(160)<=8;rom(161)<=8;rom(162)<=9;rom(
                                              rom(248)<=14;rom(249)<=14;rom(250)<=0;ro
163)<=10;
                                              m(251)<=13;
rom(164)<=0;rom(165)<=8;rom(166)<=10;ro
                                              rom(252)<=12;rom(253)<=11;rom(254)<=6;ro
m(167) <= 12;
                                              m(255) < = 7;
rom(168)<=12;rom(169)<=13;rom(170)<=11;r
                                              rom(256)<=10;rom(257)<=10;rom(258)<=9;ro
om(171)<=10;
                                              m(259) < = 8;
rom(172)<=9;rom(173)<=0;rom(174)<=15;ro
                                              rom(260)<=8;rom(261)<=8;rom(262)<=8;rom(
m(175)<=14;
                                              263)<=8;
rom(176)<=15;rom(177)<=15;rom(178)<=12;r
                                              rom(264)<=8;rom(265)<=8;rom(266)<=8;rom(
om(179)<=13;
                                              267)<=8;
rom(180)<=12;rom(181)<=11;rom(182)<=10;r
                                              rom(268)<=0;rom(269)<=0;rom(270)<=0;rom(
om(183)<=0;
                                              271)<=0;
rom(184)<=8;rom(185)<=11;rom(186)<=12;ro
                                              rom(272)<=0;rom(273)<=0;rom(274)<=0;rom(
m(187)<=12;
                                              275)<=0;
rom(188)<=12;rom(189)<=13;rom(190)<=13;r
                                              rom(276)<=0;rom(277)<=0;rom(278)<=0;rom(
om(191)<=8;
                                              279)<=0;
rom(192)<=8;rom(193)<=8;rom(194)<=7;rom(
                                              rom(280)<=0;rom(281)<=0;rom(282)<=0;rom(
195)<=7;
                                              283)<=0;
rom(196)<=8;rom(197)<=8;rom(198)<=8;rom(
                                              rom(284)<=0;rom(285)<=0;rom(286)<=0;rom(
199)<=8;
                                              287)<=0;
rom(200)<=8;rom(201)<=8;rom(202)<=5;rom(
                                              rom(288)<=0;rom(289)<=0;rom(290)<=0;rom(
203)<=11;
                                              291)<=0;
rom(204)<=10;rom(205)<=10;rom(206)<=0;ro
                                              rom(292)<=0;rom(293)<=0;rom(294)<=0;rom(
m(207) <= 10;
                                              295)<=0;
rom(208)<=11;rom(209)<=10;rom(210)<=9;ro
                                              rom(296)<=0;rom(297)<=0;rom(298)<=0;rom(
m(211) <= 8;
                                              299)<=0;
rom(212)<=9;rom(213)<=10;rom(214)<=11;ro
                                              rom(300)<=0;rom(301)<=0;rom(302)<=0;rom(
m(215)<=10;
                                              303)<=0;
rom(216)<=10;rom(217)<=10;rom(218)<=0;ro
                                              rom(304)<=0;rom(305)<=0;rom(306)<=0;rom(
m(219)<=6;
                                              307)<=0;
rom(220)<=11;rom(221)<=11;rom(222)<=0;ro
                                              rom(308)<=0;rom(309)<=0;rom(310)<=0;rom(
m(223) <= 11;
                                              311)<=0;
rom(224)<=12;rom(225)<=11;rom(226)<=9;ro
                                              rom(312)<=0;rom(313)<=0;rom(314)<=0;rom(
```

```
315)<=0;
                                             399)<=0;
rom(316)<=0;rom(317)<=0;rom(318)<=0;rom(
                                             rom(400)<=0;rom(401)<=0;rom(402)<=0;rom(
319)<=0;
                                             403)<=0;
rom(320)<=0;rom(321)<=0;rom(322)<=0;rom(
                                             rom(404)<=0;rom(405)<=0;rom(406)<=0;rom(
323)<=0;
                                             407)<=0;
rom(324)<=0;rom(325)<=0;rom(326)<=0;rom(
                                             rom(408)<=0;rom(409)<=0;rom(410)<=0;rom(
327)<=0;
                                             411)<=0;
rom(328)<=0;rom(329)<=0;rom(330)<=0;rom(
                                             rom(412)<=0;rom(413)<=0;rom(414)<=0;rom(
331)<=0:
                                             415)<=0:
rom(332)<=0;rom(333)<=0;rom(334)<=0;rom(
                                             rom(416)<=0;rom(417)<=0;rom(418)<=0;rom(
335)<=0;
                                             419)<=0;
rom(336)<=0;rom(337)<=0;rom(338)<=0;rom(
                                             rom(420)<=0;rom(421)<=0;rom(422)<=0;rom(
339)<=0;
                                             423)<=0;
rom(340)<=0;rom(341)<=0;rom(342)<=0;rom(
                                             rom(424)<=0;rom(425)<=0;rom(426)<=0;rom(
343)<=0;
                                             427)<=0;
rom(344)<=0;rom(345)<=0;rom(346)<=0;rom(
                                             rom(428)<=0;rom(429)<=0;rom(430)<=0;rom(
347)<=0;
                                             431)<=0;
rom(348)<=0;rom(349)<=0;rom(350)<=0;rom(
                                             rom(432)<=0;rom(433)<=0;rom(434)<=0;rom(
351)<=0;
                                             435)<=0;
rom(352)<=0;rom(353)<=0;rom(354)<=0;rom(
                                             rom(436)<=0;rom(437)<=0;rom(438)<=0;rom(
                                             439)<=0;
355)<=0;
rom(356)<=0;rom(357)<=0;rom(358)<=0;rom(
                                             rom(440)<=0;rom(441)<=0;rom(442)<=0;rom(
359)<=0:
                                             443)<=0:
rom(360)<=0;rom(361)<=0;rom(362)<=0;rom(
                                             rom(444)<=0;rom(445)<=0;rom(446)<=0;rom(
363)<=0;
                                             447)<=0;
rom(364)<=0;rom(365)<=0;rom(366)<=0;rom(
                                             rom(448)<=0;rom(449)<=0;rom(450)<=0;rom(
367)<=0;
                                             451)<=0;
rom(368)<=0;rom(369)<=0;rom(370)<=0;rom(
                                             rom(452)<=0;rom(453)<=0;rom(454)<=0;rom(
371)<=0;
                                             455)<=0;
rom(372)<=0;rom(373)<=0;rom(374)<=0;rom(
                                             rom(456)<=0;rom(457)<=0;rom(458)<=0;rom(
375)<=0;
                                             459)<=0;
rom(376)<=0;rom(377)<=0;rom(378)<=0;rom(
                                             rom(460)<=0;rom(461)<=0;rom(462)<=0;rom(
379)<=0;
                                             463)<=0;
rom(380)<=0;rom(381)<=0;rom(382)<=0;rom(
                                             rom(464)<=0;rom(465)<=0;rom(466)<=0;rom(
383)<=0;
                                             467)<=0;
rom(384)<=0;rom(385)<=0;rom(386)<=0;rom(
                                             rom(468)<=0;rom(469)<=0;rom(470)<=0;rom(
387)<=0;
                                             471)<=0;
rom(388)<=0;rom(389)<=0;rom(390)<=0;rom(
                                              else
                                                  index<="0000";
391)<=0;
rom(392)<=0;rom(393)<=0;rom(394)<=0;rom(
                                                  end if;
395)<=0;
                                               end process;
rom(396)<=0;rom(397)<=0;rom(398)<=0;rom(
                                             end behav;
```


#### 3,音符查表及简谱产生电路模块,音频输出模块

#### ①,模块图




#### ②, 时序仿真波形:

音符查表及简谱产生电路模块仿真波形:



#### 音频输出模块仿真波形;



#### ③,程序源代码:

```
音符查表及简谱产生电路代码
```

```
library ieee;
use ieee.std_logic_1164.all;
```

use ieee.std\_logic\_unsigned.all;

use ieee.std\_logic\_arith.all;

entity wh4574\_tone\_rom is

port(swh:in std\_logic;

index:in std\_logic\_vector(3 downto 0);

code: out std\_logic\_vector(3 downto 0);

highT: out std\_logic\_vector(3 downto 0);

tone: out std\_logic\_vector(10 downto 0));

end entity wh4574\_tone\_rom;

architecture one of wh4574\_tone\_rom is

signal index1:integer range 0 to 15;

signal tone1: integer range 0 to 16#7FF#;

signal code1:integer range 0 to 15;

begin

 $index1 <= conv\_integer(index);\\$ 

tone<=conv\_std\_logic\_vector(tone1,11);</pre>

code<=conv\_std\_logic\_vector(code1,4);</pre>

search:process(index)

begin

```
if swh='0' then
  case index1 is
   when 0=>tone1<=2047;code1<=0;highT<="0000";
  when 1=>tone1<=773;code1<=1;highT<="0000";
   when 2=>tone1<=912;code1<=2;highT<="0000";
   when 3=>tone1<=1036;code1<=3;highT<="0000";
   when 4=>tone1<=1092;code1<=4;highT<="0000";
   when 5=>tone1<=1197;code1<=5;highT<="0000";
   when 6=>tone1<=1290;code1<=6;highT<="0000";
   when 7=>tone1<=1372;code1<=7;highT<="0000";
   when 8=>tone1<=1410;code1<=1;highT<="0001";
   when 9=>tone1<=1480;code1<=2;highT<="0001";
   when 10=>tone1<=1542;code1<=3;highT<="0001";
   when 11=>tone1<=1570;code1<=4;highT<="0001";
   when 12=>tone1<=1622;code1<=5;highT<="0001";
   when 13=>tone1<=1669;code1<=6;highT<="0001";
   when 14=>tone1<=1710;code1<=7;highT<="0001";
   when 15=>tone1<=1729;code1<=1;highT<="0010";
   when others=>null;
  end case;
 elsif swh='1' then
  case index1 is
   when 0=>tone1<=2047;code1<=0;highT<="0000";
   when 1=>tone1<=137;code1<=1;highT<="0000";
   when 2=>tone1<=345;code1<=2;highT<="0000";
   when 3=>tone1<=531;code1<=3;highT<="0000";
   when 4=>tone1<=616;code1<=4;highT<="0000";
   when 5=>tone1<=772;code1<=5;highT<="0000";
   when 6=>tone1<=912;code1<=6;highT<="0000";
   when 7=>tone1<=1036;code1<=7;highT<="0000";
   when 8=>tone1<=1092;code1<=1;highT<="0001";
   when 9=>tone1<=1197;code1<=2;highT<="0001";
   when 10=>tone1<=1290;code1<=3;highT<="0001";
   when 11=>tone1<=1332;code1<=4;highT<="0001";
   when 12=>tone1<=1410;code1<=5;highT<="0001";
   when 13=>tone1<=1480;code1<=6;highT<="0001";
   when 14=>tone1<=1542;code1<=7;highT<="0001";
   when 15=>tone1<=1570;code1<=1;highT<="0010";
   when others=>null;
  end case;
end if;
end process;
end one;
```


```
音频输出模块代码:
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
entity wh4574_speaker is
 port(clk:in std_logic;
       tone:in std_logic_vector(10 downto 0);
       spks:out std_logic);
end wh4574_speaker;
architecture one of wh4574_speaker is
 signal preclk:std_logic;
 signal fullspks:std_logic;
 signal tone1:integer range 0 to 16#7FF#;
begin
 tone1<=conv_integer(tone);</pre>
 divdeclk:process(clk)
  variable count4:integer range 0 to 15;
 begin
  preclk<='0';
  if count4>=5 then
   preclk<='1';
   count4:=0;
  elsif clk'event and clk='1' then
   count4:=count4+1;
  end if;
 end process;
 genspks:process(preclk,tone1)
 variable count11:integer range 0 to 16#7FF#;
 begin
  if preclk'event and preclk='1' then
   if count11=16#7FF# then
    count11:=tone1;
    fullspks<='1';
    else count11:=count11+1;
           fullspks<='0';
   end if;
  end if;
 end process;
 delayspks:process(fullspks)
 variable count2:std_logic;
 begin
  if fullspks'event and fullspks='1' then
   count2:=not count2;
```

```
if count2='1' then
    spks<='1';
    else spks<='0';
    end if;
    end if;
    end process;
end one;</pre>
```


4, 动态译码 LED 显示模块与分频模块与设计一《12/24 小时数字时钟 VHDL 设计》一致, 这里不赘述。

## 三,函数信号发生器设计

## 1, 系统顶层电路:




## 时序仿真波形:



### 管脚定义及锁定:


	Noc	le Name /	Direction	Location	I/O Bank	VREF Group	I/O Standard		
1	- D	50MHz	Input	PIN_22	1	B1_N0	2.5 V (default)		
2	<b>I</b>	dr	Input	PIN_91	6	B6_N0	2.5 V (default)		
3	-0	DA_CLK	Output	PIN_113	7	B7_N0	2.5 V (default)		
4	-0	q[0]	Output	PIN_104	6	B6_N0	2.5 V (default)		
5	400	q[1]	Output	PIN_105	6	B6_N0	2.5 V (default)		
6	•	q[2]	Output	PIN_106	6	B6_N0	2.5 V (default)		
7	•	q[3]	Output	PIN_110	7	B7_N0	2.5 V (default)		
8	•	q[4]	Output	PIN_111	7	B7_N0	2.5 V (default)		
9	-0	q[5]	Output	PIN_114	7	B7_N0	2.5 V (default)		
10	•	q[6]	Output	PIN_115	7	B7_N0	2.5 V (default)		
11	<b>•</b>	q[7]	Output	PIN_119	7	B7_N0	2.5 V (default)		
12		sel[0]	Input	PIN_23	1	B1_N0	2.5 V (default)		
13		sel[1]	Input	PIN_24	2	B2_N0	2.5 V (default)		
14		sel[2]	Input	PIN_25	2	B2_N0	2.5 V (default)		

- 2,正弦(sine),方波(sqr),锯齿波(jc\_de 和 jc\_in 两种),三角波(sanj)和阶梯波(stair) 信号模块。
- ①,模块图:




②, 时序仿真波形:


正弦信号:




## 方波信号:




#### 锯齿波递增信号:




#### 锯齿波递减信号:



#### 阶梯波信号:



#### 三角波信号:



#### ③,源代码:


#### 正弦信号

```
library ieee;
                                             when 25=>q<=26;when 26=>q<=19;
use ieee.std logic 1164.all;
                                             when 27=>q<=13;when 28=>q<=8;
use ieee.std_logic_unsigned.all;
                                             when 29=>q<=4;
entity wh4574_sine is
                                             when 30=>q<=1;
  port(clk,clr:in std logic;
                                             when 31=>q<=0;when 32=>q<=0;
       q:out integer range 0 to 255);
                                             when 33=>q<=1;when 34=>q<=4;
end wh4574 sine;
                                             when 35=>q<=8;when 36=>q<=13;
architecture behav of wh4574 sine is
                                             when 37=>q<=19;when 38=>q<=26;
  signal a:bit;
                                             when 39=>q<=34;when 40=>q<=43;
begin
                                             when 41=>q<=53;when 42=>q<=64;
                                             when 43=>q<=75;when 44=>q<=87;
  process(clk,clr)
    variable temp:integer range 0 to 63;
                                             when 45=>q<=99;when 46=>q<=112;
  begin
                                             when 47=>q<=124;when 48=>q<=137;
    if clr='0'then
                                             when 49=>q<=150;when 50=>q<=162;
                                             when 51=>q<=174; when 52=>q<=186;
       q <= 0;
    elsif(clk'event and clk='1')then
                                             when 53=>q<=197;when 54=>q<=207;
      if temp=63 then
                                             when 55=>q<=217;when 56=>q<=225;
                                             when 57=>q<=233;when 58=>q<=239;
         temp:=0;
      else
                                             when 59=>q<=245;when 60=>q<=249;
         temp:=temp+1;
                                             when 61=>q<=252;when 62=>q<=254;
      end if;
                                             when 63=>q<=255; when others=>null;
      case temp is
                                                    end case;
when 00=>q<=255;
                                                  end if;
when 001=>q<=254;when 02=>q<=254;
                                                end process;
when 03=>q<=249;when 04=>q<=245;
                                             end behav;
when 05=>q<=239;when 06=>q<=233;
when 07=>q<=225;when 08=>q<=217;
                                             方波信号: LIBRARY IEEE;
                                             USE IEEE.STD LOGIC 1164.ALL;
when 09=>q<=207;when 10=>q<=197;
when 11=>q<=186;when 12=>q<=174;
                                             USE IEEE.STD_LOGIC_UNSIGNED.ALL;
when 13=>q<=162;when 14=>q<=150;
when 15=>q<=137;when 16=>q<=124;
                                             ENTITYwh4574_sqr IS
when 17=>q<=112;when 18=>q<=99;
                                               PORT(clk,clr:IN STD LOGIC;
when 19=>q<=87; when 20=>q<=75;
                                                q:OUT INTEGER RANGE 0 TO 255);
when 21=>q<=64; when 22=>q<=53;
                                              ENDwh4574 sqr;
when 23=>q<=43;when 24=>q<=34;
```

```
ARCHITECTURE bhv OFwh4574_sqr IS
                                                   begin
                                                      if clr='0' then
SIGNAL a:BIT;
                                                         temp:="00000000";
BEGIN
 PROCESS(clk,clr)
                                                      elsif(clk'event and clk='1')then
 VARIABLE cnt:INTEGER RANGE 0 TO 255;
                                                         if(temp="0000000")then
 BEGIN
                                                             temp:="11111111";
  IF clr='0' THEN
                                                         else
   a<='0';
                                                             temp:=temp-1;
  ELSIF clk'EVENT AND clk='1' THEN
                                                         end if;
                                                      end if;
   IF cnt<63 THEN
    cnt:=cnt+1;
                                                      q<=temp;
   ELSE
                                                   end process;
    cnt:=0;
                                                 end behav;
    a<=NOT a;
   END IF;
                                                 锯齿波递减信号:
  END IF;
 END PROCESS;
                                                 library ieee;
                                                 use ieee.std_logic_1164.all;
 PROCESS(clk,a)
                                                 use ieee.std_logic_unsigned.all;
 BEGIN
                                                 entity wh4574_jc_de is
  IF clk'EVENT AND clk='1' THEN
                                                 port(clk,clr:in std logic;
   IF a='1' THEN
                                                       q:out std_logic_vector(7 downto 0));
    q<=255;
                                                 end wh4574 jc de;
   ELSE
                                                 architecture behav of wh4574_jc_de is
    q<=0;
                                                 begin
   END IF;
                                                   process(clk,clr)
  END IF;
                                                      variable temp:std_logic_vector(7 downto
 END PROCESS;
                                                 0);
END bhv;
                                                   begin
                                                      if clr='0' then
锯齿波递增信号:
                                                         temp:="00000000";
                                                      elsif(clk'event and clk='1')then
library ieee;
                                                         if(temp="11111111")then
use ieee.std_logic_1164.all;
                                                             temp:="00000000";
use ieee.std_logic_unsigned.all;
                                                         else
entity wh45744_jc_in is
                                                             temp:=temp+1;
port(clk,clr:in std logic;
                                                         end if;
     q:out std_logic_vector(7 downto 0));
                                                      end if;
end wh4574_jc_in;
                                                      q<=temp;
architecture behav of wh4574_jc_in is
                                                   end process;
begin
                                                 end behav;
  process(clk,clr)
                                                 三角波信号:
    variable temp:std_logic_vector(7 downto
0);
```

```
library ieee;
                                                  end behav;
use ieee.std_logic_1164.all;
                                                  阶梯波:
use ieee.std_logic_unsigned.all;
entity wh4574_sanj is
                                                  library ieee;
  port(clk,clr:in std_logic;
                                                  use ieee.std logic 1164.all;
        q:out std_logic_vector(7 downto 0));
                                                  use ieee.std_logic_unsigned.all;
end wh45744_sanj;
                                                  entity wh4574_stair is
architecture behav of wh4574_sanj is
                                                  port(clk,clr:in std_logic;
begin
                                                        q:out std_logic_vector(7 downto 0));
  process(clk,clr)
                                                  end wh4574_stair;
    variable
                    temp1:std_logic_vector(7
                                                  architecture behav of wh4574 stair is
downto 0);
                                                  begin
    variable temp2:std_logic;
                                                    process(clk,clr)
                                                       variable
  begin
                                                                      temp1:std_logic_vector(7
    if clr='0'then
                                                  downto 0);
        temp1:="00000000";
                                                       variable temp2:std logic;
    elsif(clk'event and clk='1')then
                                                    begin
        if temp2='0'then
                                                       if clr='0'then
                                                           temp1:="00000000";
            if(temp1="11111110")then
                 temp1:="11111111";
                                                       elsif(clk'event and clk='1')then
                 temp2:='1';
                                                           if temp2='0'then
           else
                                                              if(temp1="11111111")then
                 temp1:=temp1+1;
                                                                  temp1:="00000000";
           end if;
                                                                  temp2:='1';
        else
                                                              else
            if(temp1="0000001")then
                                                                  temp1:=temp1+32;
               temp1:="00000000";
                                                                  temp2:='1';
               temp2:='0';
                                                              end if;
           else
                                                          else
               temp1:=temp1-1;
                                                              temp2:='0';
           end if;
                                                          end if;
        end if;
                                                       end if;
    end if;
                                                       q<=temp1;
        q<=temp1;
                                                    end process;
  end process;
                                                  end behav;
```

- 3,信号数据选择输出模块:
- ①, 模块图:
- ②, 时序仿真波形:



<b>₽</b> 0	Ħ	din0	SX3X	3XEVI)	<b>33</b>	CXIX2	X3X3	XX	<b>3</b> (3)(3	(XEX	(3)(E)	<b>2</b> /3	(B)(B)	EVEX	EXEX	(X(1)X(1	2XEX	ZVEV(	EX[7)	E)(E)	(1) (1) (1)	2(3)	(E)(E)	0(T)(8	X3X
₩9	+	din1	4 X	5	6	χ 7	$\mathcal{X}$	8	X	X	10	X	11	12	XI	3 X	14	χ1	5 X	16	X	7	18	X 19	X
<b>18</b>	+	din2	3	X 4	$\equiv$ X	5	$\exists X$	6	=X	7			3	9	$\equiv$ X	10	$\equiv$ X	11	$\supseteq$	12	=X	1	3 X	14	$\exists X$
<b>№</b> 27	+	din3	2 X	3	=X	4		X	5	= $X$		6		7	=X	8		X	9		$\overline{}$	0		11	$\equiv X$
<b>ॐ</b> 36	+	din4	1	X	2		$\supset$ X		3				4		$\equiv$ X		5		$\supset$		6				7
<b>3</b> 45	+	din5		1	=X		- 10	2		$=$ $\chi$			3		=X			4					5		$\equiv X$
₹54	+	sel	0	X		. 8	1	1					3		2		-	1	$\supseteq$				3		
<b>⊚</b> 58	+	q	CXCX	<b>3</b> (5)	6	χ 7	$\mathbb{X}$	8	X	<u> </u>	10		3	9	*	10	$\equiv$ X	11		9		0	$\square$	11	$\equiv X$
					183	8	81	1	1	1					1		1	1	1		1				

### ③,源代码:

```
library ieee;
                                                     case sel is
use ieee.std_logic_1164.all;
                                                        when"000"=>q<=din0;
entity wh4574_dout is
                                                        when"001"=>q<=din1;
port(sel:in std_logic_vector(2 downto 0);
                                                        when"010"=>q<=din2;
     din0,din1,din2,din3,din4,din5:in
                                                        when"011"=>q<=din3;
std_logic_vector(7 downto 0);
                                                        when"100"=>q<=din4;
     q:out std_logic_vector(7 downto 0));
                                                        when"101"=>q<=din5;
end entity;
                                                        when others=>null;
architecture behav of wh4574_dout is
                                                     end case;
                                                   end process;
begin
  process(sel)
                                                end behav;
  begin
```