




KEY (reset)





FPGA DONE LED



USER LED




SWITCH




RGB LED


Title		
Size	Number	Revision
A4		
Date:	2018/3/24	Sheet of
File:	G:\SX\1 LED KEY.SchDoc	Drawn By:




JTAG



有源晶振  
50M




## FLASH




## 5V供电

Title		
Size A4	Number	Revision
Date:	2018/3/24	Sheet of
File:	G:\SXL\12 XTAL JTAG FLASH (2).Sch	Drawn By:



U2B




arduino\_analog

B15\_L12N


PMD01

high speed



high speed


U2D




3V3

1V5


Title		
Size	Number	Revision
A4		
Date:	2018/3/24	Sheet of
File:	G:\SX\3 BANK1535.SchDoc	Drawn By:




for VCCO\_14




for VCCO\_15




for VCCO\_34






for VCCO\_35






for VCCAUX&VCCBATT\_0




for VCCINT



for VCCBRAM



Title		
Size	Number	Revision
A4		
Date:	2018/3/24	Sheet of
File:	G:\SX\4 FPGA PWR.SchDoc	Drawn By:



Title		
Size	Number	Revision
A4		
Date:	2018/3/24	Sheet of
File:	G:\SX\5 HEADER (2).SchDoc	Drawn By:

1


2

3


4

A

A




5V转1.8V (1A)



5V转3.3V(3A)


B

B



C

C



5V转1.5V(2A)

D

D

5V转1.0V (1.5A) (0.96V)


Title		
Size	Number	Revision
A4		
Date:	2018/3/24	Sheet of
File:	G:\SX\6 POWER1.SchDoc	Drawn By:

1

2


3

4




Title		
DDR3		
Size	Number	Revision
A4		
Date:	2018/3/24	Sheet of
File:	G:\SX\7 DDR3.SchDoc	Drawn By:







USER JTAG



PMOD(塑高5.0)



USER FLASH



Title 蜂鸟		
Size A4	Number	Revision
Date: 2018/3/24	Sheet of	
File: G:\SX\8 JTAG1 FLASH1 PMOD.Sch	Down By:	

