

## 1. Description

### 1.1. Project

Project Name	artinx_new
Board Name	artinx_new
Generated with:	STM32CubeMX 4.19.0
Date	02/17/2017

### 1.2. MCU

MCU Series	STM32F4
MCU Line	STM32F427/437
MCU name	STM32F427IIHx
MCU Package	UFBGA176
MCU Pin number	201

## 2. Pinout Configuration



### 3. Pins Configuration


Pin Number UFBGA176	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
A1	PE3 *	I/O	GPIO_Output	IST_INT
A2	PE2 *	I/O	GPIO_Output	IST_RST
A3	PE1	I/O	GPIO_EXTI1	
A7	PG14	I/O	USART6_TX	
A8	PG13 *	I/O	GPIO_Output	LASER
A9	PB4	I/O	TIM3_CH1	
B5	PB7	I/O	USART1_RX	
B6	PB6	I/O	USART1_TX	
B11	PD6	I/O	USART2_RX	
B12	PD0	I/O	CAN1_RX	
C1	VBAT	Power		
C2	PI7	I/O	TIM8_CH3	
C3	PI6	I/O	TIM8_CH2	
C4	PI5	I/O	TIM8_CH1	
C5	VDD	Power		
C6	PDR_ON	Reset		
C7	VDD	Power		
C8	VDD	Power		
C9	VDD	Power		
C10	PG9	I/O	USART6_RX	
C11	PD5	I/O	USART2_TX	
C12	PD1	I/O	CAN1_TX	
C14	PI2	I/O	TIM8_CH4	
D5	VSS	Power		
D6	BOOT0	Boot		
D7	VSS	Power		
D8	VSS	Power		
D9	VSS	Power		
E14	PI0	I/O	TIM5_CH4	
F2	VSS	Power		
F3	VDD	Power		
F6	VSS	Power		
F7	VSS	Power		
F8	VSS	Power		
F9	VSS	Power		
F10	VSS	Power		

Pin Number UFBGA176	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
F12	VSS	Power		
F13	VCAP_2	Power		
G1	PH0/OSC_IN	I/O	RCC_OSC_IN	
G2	VSS	Power		
G3	VDD	Power		
G6	VSS	Power		
G7	VSS	Power		
G8	VSS	Power		
G9	VSS	Power		
G10	VSS	Power		
G12	VSS	Power		
G13	VDD	Power		
H1	PH1/OSC_OUT	I/O	RCC_OSC_OUT	
H6	VSS	Power		
H7	VSS	Power		
H8	VSS	Power		
H9	VSS	Power		
H10	VSS	Power		
H12	VSS	Power		
H13	VDD	Power		
J1	NRST	Reset		
J6	VSS	Power		
J7	VSS	Power		
J8	VSS	Power		
J9	VSS	Power		
J10	VSS	Power		
J12	VDD	Power		
J13	VDD	Power		
K1	PF7	I/O	SPI5_SCK	
K2	PF6 *	I/O	GPIO_Output	
K4	VDD	Power		
K6	VSS	Power		
K7	VSS	Power		
K8	VSS	Power		
K9	VSS	Power		
K10	VSS	Power		
K12	PH12	I/O	TIM5_CH3	
L2	PF9	I/O	SPI5_MOSI	
L3	PF8	I/O	SPI5_MISO	

Pin Number UFBGA176	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
L4	BYPASS_REG	Reset		
L12	PH11	I/O	TIM5_CH2	
L13	PH10	I/O	TIM5_CH1	
L14	PD15	I/O	TIM4_CH4	
M1	VSSA	Power		
M8	VSS	Power		
M9	VSS	Power		
M10	VCAP_1	Power		
M11	PH6	I/O	TIM12_CH1	
M13	PH9	I/O	TIM12_CH2	
M14	PD14	I/O	TIM4_CH3	
M15	PD13	I/O	TIM4_CH2	
N1	VREF-	Power		
N2	PA1	I/O	TIM2_CH2	
N3	PA0/WKUP	I/O	TIM2_CH1	
N8	VDD	Power		
N9	VDD	Power		
N10	VDD	Power		
N13	PD12	I/O	TIM4_CH1	
N15	PD10 *	I/O	GPIO_Input	KEY
P1	VREF+	Power		
P2	PA2	I/O	TIM2_CH3	
P12	PB12	I/O	CAN2_RX	
P13	PB13	I/O	CAN2_TX	
P14	PD9	I/O	USART3_RX	
P15	PD8	I/O	USART3_TX	
R1	VDDA	Power		
R2	PA3	I/O	TIM2_CH4	
R7	PF14 *	I/O	GPIO_Output	LED_GREEN
R8	PE7 *	I/O	GPIO_Output	LED_RED

\* The pin is affected with an I/O function

## 4. Clock Tree Configuration



## 5. IPs and Middleware Configuration

### 5.1. CAN1

mode: Mode

#### 5.1.1. Parameter Settings:

##### Bit Timings Parameters:

Prescaler (for Time Quantum)	3 *
Time Quantum	71.42857142857143 *
Time Quanta in Bit Segment 1	9 Times *
Time Quanta in Bit Segment 2	4 Times *
Time for one Bit	1000
ReSynchronization Jump Width	1 Time

##### Basic Parameters:

Time Triggered Communication Mode	Disable
Automatic Bus-Off Management	Disable
Automatic Wake-Up Mode	Disable
No-Automatic Retransmission	Disable
Receive Fifo Locked Mode	Disable
Transmit Fifo Priority	Enable *

##### Advanced Parameters:

Operating Mode	Loopback *
----------------	------------

### 5.2. CAN2

mode: Mode

#### 5.2.1. Parameter Settings:

##### Bit Timings Parameters:

Prescaler (for Time Quantum)	3 *
Time Quantum	71.42857142857143 *
Time Quanta in Bit Segment 1	9 Times *
Time Quanta in Bit Segment 2	4 Times *
Time for one Bit	1000

ReSynchronization Jump Width 1 Time

**Basic Parameters:**

Time Triggered Communication Mode Disable

Automatic Bus-Off Management Disable

Automatic Wake-Up Mode Disable

No-Automatic Retransmission Disable

Receive Fifo Locked Mode Disable

Transmit Fifo Priority **Enable \***

**Advanced Parameters:**

Operating Mode **Loopback \***

## 5.3. RCC

### High Speed Clock (HSE): Crystal/Ceramic Resonator

#### 5.3.1. Parameter Settings:

**System Parameters:**

VDD voltage (V)	3.3
Instruction Cache	Enabled
Prefetch Buffer	Enabled
Data Cache	Enabled
Flash Latency(WS)	5 WS (6 CPU cycle)

**RCC Parameters:**

HSI Calibration Value	16
TIM Prescaler Selection	Disabled
HSE Startup Timeout Value (ms)	100
LSE Startup Timeout Value (ms)	5000

**Power Parameters:**

Power Regulator Voltage Scale	Power Regulator Voltage Scale 1
Power Over Drive	Disabled

## 5.4. SPI5

### Mode: Full-Duplex Master

#### 5.4.1. Parameter Settings:



#### Basic Parameters:

Frame Format	Motorola
Data Size	8 Bits
First Bit	MSB First

#### Clock Parameters:

Prescaler (for Baud Rate)	<b>128 *</b>
Baud Rate	<b>656.25 KBits/s *</b>
Clock Polarity (CPOL)	Low
Clock Phase (CPHA)	1 Edge

#### Advanced Parameters:

CRC Calculation	Disabled
NSS Signal Type	Software

## 5.5. TIM2

**Clock Source : Internal Clock**

**Channel1: PWM Generation CH1**

**Channel2: PWM Generation CH2**

**Channel3: PWM Generation CH3**

**Channel4: PWM Generation CH4**

### 5.5.1. Parameter Settings:

#### Counter Settings:

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 32 bits value )	0
Internal Clock Division (CKD)	No Division

#### Trigger Output (TRGO) Parameters:

Master/Slave Mode	Disable (no sync between this TIM (Master) and its Slaves)
Trigger Event Selection	Reset (UG bit from TIMx_EGR)

#### PWM Generation Channel 1:

Mode	PWM mode 1
Pulse (32 bits value)	0
Fast Mode	Disable
CH Polarity	High

#### PWM Generation Channel 2:

Mode	PWM mode 1
------	------------

Pulse (32 bits value)	0
Fast Mode	Disable
CH Polarity	High

#### **PWM Generation Channel 3:**

Mode	PWM mode 1
Pulse (32 bits value)	0
Fast Mode	Disable
CH Polarity	High

#### **PWM Generation Channel 4:**

Mode	PWM mode 1
Pulse (32 bits value)	0
Fast Mode	Disable
CH Polarity	High

## **5.6. TIM3**

**Clock Source : Internal Clock**  
**Channel1: PWM Generation CH1**

### **5.6.1. Parameter Settings:**

#### **Counter Settings:**

Prescaler (PSC - 16 bits value)	<b>84-1 *</b>
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	0
Internal Clock Division (CKD)	No Division

#### **Trigger Output (TRGO) Parameters:**

Master/Slave Mode	Disable (no sync between this TIM (Master) and its Slaves)
Trigger Event Selection	Reset (UG bit from TIMx_EGR)

#### **PWM Generation Channel 1:**

Mode	PWM mode 1
Pulse (16 bits value)	0
Fast Mode	Disable
CH Polarity	High

## **5.7. TIM4**

**Clock Source : Internal Clock**

**Channel1: PWM Generation CH1**

**Channel2: PWM Generation CH2**

**Channel3: PWM Generation CH3**

**Channel4: PWM Generation CH4**

### 5.7.1. Parameter Settings:

#### Counter Settings:

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	0
Internal Clock Division (CKD)	No Division

#### Trigger Output (TRGO) Parameters:

Master/Slave Mode	Disable (no sync between this TIM (Master) and its Slaves
Trigger Event Selection	Reset (UG bit from TIMx_EGR)

#### PWM Generation Channel 1:

Mode	PWM mode 1
Pulse (16 bits value)	0
Fast Mode	Disable
CH Polarity	High

#### PWM Generation Channel 2:

Mode	PWM mode 1
Pulse (16 bits value)	0
Fast Mode	Disable
CH Polarity	High

#### PWM Generation Channel 3:

Mode	PWM mode 1
Pulse (16 bits value)	0
Fast Mode	Disable
CH Polarity	High

#### PWM Generation Channel 4:

Mode	PWM mode 1
Pulse (16 bits value)	0
Fast Mode	Disable
CH Polarity	High

## 5.8. TIM5

**mode: Clock Source**

**Channel1: PWM Generation CH1**

**Channel2: PWM Generation CH2**

**Channel3: PWM Generation CH3**

**Channel4: PWM Generation CH4**

### 5.8.1. Parameter Settings:

#### Counter Settings:

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 32 bits value )	0
Internal Clock Division (CKD)	No Division

#### Trigger Output (TRGO) Parameters:

Master/Slave Mode	Disable (no sync between this TIM (Master) and its Slaves
Trigger Event Selection	Reset (UG bit from TIMx_EGR)

#### PWM Generation Channel 1:

Mode	PWM mode 1
Pulse (32 bits value)	0
Fast Mode	Disable
CH Polarity	High

#### PWM Generation Channel 2:

Mode	PWM mode 1
Pulse (32 bits value)	0
Fast Mode	Disable
CH Polarity	High

#### PWM Generation Channel 3:

Mode	PWM mode 1
Pulse (32 bits value)	0
Fast Mode	Disable
CH Polarity	High

#### PWM Generation Channel 4:

Mode	PWM mode 1
Pulse (32 bits value)	0
Fast Mode	Disable
CH Polarity	High

## 5.9. TIM6

mode: Activated

### 5.9.1. Parameter Settings:

#### Counter Settings:

Prescaler (PSC - 16 bits value)	84-1 *
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	1000 *

#### Trigger Output (TRGO) Parameters:

Trigger Event Selection	Reset (UG bit from TIMx_EGR)
-------------------------	------------------------------

## 5.10. TIM8

Clock Source : Internal Clock

Channel1: PWM Generation CH1

Channel2: PWM Generation CH2

Channel3: PWM Generation CH3

Channel4: PWM Generation CH4

### 5.10.1. Parameter Settings:

#### Counter Settings:

Prescaler (PSC - 16 bits value)	168-1 *
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	0
Internal Clock Division (CKD)	No Division
Repetition Counter (RCR - 8 bits value)	0

#### Trigger Output (TRGO) Parameters:

Master/Slave Mode	Disable (no sync between this TIM (Master) and its Slaves)
Trigger Event Selection	Reset (UG bit from TIMx_EGR)

#### Break And Dead Time management - BRK Configuration:

BRK State	Disable
BRK Polarity	High

#### Break And Dead Time management - Output Configuration:

Automatic Output State	Disable
------------------------	---------

Off State Selection for Run Mode (OSSR)	Disable
Off State Selection for Idle Mode (OSSI)	Disable
Lock Configuration	Off

#### **PWM Generation Channel 1:**

Mode	PWM mode 1
Pulse (16 bits value)	0
Fast Mode	Disable
CH Polarity	High
CH Idle State	Reset

#### **PWM Generation Channel 2:**

Mode	PWM mode 1
Pulse (16 bits value)	0
Fast Mode	Disable
CH Polarity	High
CH Idle State	Reset

#### **PWM Generation Channel 3:**

Mode	PWM mode 1
Pulse (16 bits value)	0
Fast Mode	Disable
CH Polarity	High
CH Idle State	Reset

#### **PWM Generation Channel 4:**

Mode	PWM mode 1
Pulse (16 bits value)	0
Fast Mode	Disable
CH Polarity	High
CH Idle State	Reset

## **5.11. TIM12**

**mode: Clock Source**

**Channel1: PWM Generation CH1**

**Channel2: PWM Generation CH2**

### **5.11.1. Parameter Settings:**

#### **Counter Settings:**

Prescaler (PSC - 16 bits value)	<b>84-1 *</b>
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value )	<b>2500-1 *</b>

Internal Clock Division (CKD)	No Division
<b>PWM Generation Channel 1:</b>	
Mode	PWM mode 1
Pulse (16 bits value)	<b>1000 *</b>
Fast Mode	Disable
CH Polarity	High
<b>PWM Generation Channel 2:</b>	
Mode	PWM mode 1
Pulse (16 bits value)	0
Fast Mode	Disable
CH Polarity	High

## 5.12. USART1

**Mode: Multiprocessor Communication**

### 5.12.1. Parameter Settings:

**Basic Parameters:**

Baud Rate	<b>100000 *</b>
Word Length	8 Bits (including Parity)
Parity	<b>Even *</b>
Stop Bits	1

**Advanced Parameters:**

Data Direction	<b>Receive Only *</b>
Over Sampling	16 Samples
Wake-Up Method	Idle Line

## 5.13. USART2

**Mode: Multiprocessor Communication**

### 5.13.1. Parameter Settings:

**Basic Parameters:**

Baud Rate	115200
Word Length	8 Bits (including Parity)
Parity	None

Stop Bits	1
<b>Advanced Parameters:</b>	
Data Direction	Receive and Transmit
Over Sampling	16 Samples
Wake-Up Method	Idle Line

## 5.14. USART3

### Mode: Multiprocessor Communication

#### 5.14.1. Parameter Settings:

<b>Basic Parameters:</b>	
Baud Rate	115200
Word Length	8 Bits (including Parity)
Parity	None
Stop Bits	1
<b>Advanced Parameters:</b>	
Data Direction	Receive and Transmit
Over Sampling	16 Samples
Wake-Up Method	Idle Line

## 5.15. USART6

### Mode: Multiprocessor Communication

#### 5.15.1. Parameter Settings:

<b>Basic Parameters:</b>	
Baud Rate	115200
Word Length	8 Bits (including Parity)
Parity	None
Stop Bits	1
<b>Advanced Parameters:</b>	
Data Direction	Receive and Transmit
Over Sampling	16 Samples
Wake-Up Method	Idle Line



**\* User modified value**

## 6. System Configuration

### 6.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
CAN1	PD0	CAN1_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PD1	CAN1_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
CAN2	PB12	CAN2_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PB13	CAN2_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
RCC	PH0/OSC_I N	RCC_OSC_IN	n/a	n/a	n/a	
	PH1/OSC_O UT	RCC_OSC_OUT	n/a	n/a	n/a	
SPI5	PF7	SPI5_SCK	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PF9	SPI5_MOSI	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PF8	SPI5_MISO	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
TIM2	PA1	TIM2_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA0/WKUP	TIM2_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA2	TIM2_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PA3	TIM2_CH4	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM3	PB4	TIM3_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM4	PD15	TIM4_CH4	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PD14	TIM4_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PD13	TIM4_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PD12	TIM4_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM5	PI0	TIM5_CH4	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PH12	TIM5_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PH11	TIM5_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PH10	TIM5_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM8	PI7	TIM8_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PI6	TIM8_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
	PI5	TIM8_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PI2	TIM8_CH4	Alternate Function Push Pull	No pull-up and no pull-down	Low	
TIM12	PH6	TIM12_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Low	
	PH9	TIM12_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Low	
USART1	PB7	USART1_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PB6	USART1_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
USART2	PD6	USART2_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PD5	USART2_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
USART3	PD9	USART3_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PD8	USART3_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
USART6	PG14	USART6_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PG9	USART6_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
GPIO	PE3	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	IST_INT
	PE2	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	IST_RST
	PE1	GPIO_EXTI1	External Interrupt Mode with Rising edge trigger detection	No pull-up and no pull-down	n/a	
	PG13	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LASER
	PF6	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	
	PD10	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	KEY
	PF14	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LED_GREEN
	PE7	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LED_RED

## 6.2. DMA configuration

DMA request	Stream	Direction	Priority
USART1_RX	DMA2_Stream2	Peripheral To Memory	Low

### USART1\_RX: DMA2\_Stream2 DMA request Settings:

Mode: Normal  
Use fifo: Disable  
Peripheral Increment: Disable  
Memory Increment: **Enable \***  
Peripheral Data Width: Byte  
Memory Data Width: Byte

### 6.3. NVIC configuration

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Pre-fetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	0	0
System tick timer	true	0	0
EXTI line1 interrupt	true	0	2
CAN1 TX interrupts	true	1	1
CAN1 RX0 interrupts	true	1	1
USART1 global interrupt	true	0	2
USART2 global interrupt	true	1	0
USART3 global interrupt	true	1	0
TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts	true	0	1
DMA2 stream2 global interrupt	true	0	0
CAN2 TX interrupts	true	1	1
CAN2 RX0 interrupts	true	1	1
USART6 global interrupt	true	1	0
PVD interrupt through EXTI line 16	unused		
Flash global interrupt	unused		
RCC global interrupt	unused		
CAN1 RX1 interrupt	unused		
CAN1 SCE interrupt	unused		
TIM2 global interrupt	unused		
TIM3 global interrupt	unused		
TIM4 global interrupt	unused		
TIM8 break interrupt and TIM12 global interrupt	unused		
TIM8 update interrupt and TIM13 global interrupt	unused		
TIM8 trigger and commutation interrupts and TIM14 global interrupt	unused		
TIM8 capture compare interrupt	unused		
TIM5 global interrupt	unused		
CAN2 RX1 interrupt	unused		
CAN2 SCE interrupt	unused		
FPU global interrupt	unused		

Interrupt Table	Enable	Preenmption Priority	SubPriority
SPI5 global interrupt	unused		

\* User modified value

## ***7. Power Consumption Calculator report***

### 7.1. Microcontroller Selection

Series	STM32F4
Line	STM32F427/437
MCU	STM32F427IIHx
Datasheet	024030_Rev8

### 7.2. Parameter Selection

Temperature	25
Vdd	null

## 8. Software Project

### 8.1. Project Settings

Name	Value
Project Name	artinx_new
Project Folder	C:\Users\Nigel_hu\Desktop\RM_competition\Artinx_new\artinx_new
Toolchain / IDE	MDK-ARM V5
Firmware Package Name and Version	STM32Cube FW_F4 V1.14.0

### 8.2. Code Generation Settings

Name	Value
STM32Cube Firmware Library Package	Copy all used libraries into the project folder
Generate peripheral initialization as a pair of '.c/.h' files	Yes
Backup previously generated files when re-generating	No
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power consumption)	No