




# The Computer Revolution

- Progress in computer technology
  - Underpinned by Moore's Law
- Makes novel applications feasible
  - Computers in automobiles
  - Smart phones
  - Human genome project
  - World Wide Web
  - Search Engines
  - Machine learning
- Computers are pervasive

2016/2/15 © Ren-Song Tsay NTHU Taiwan







# Classes of Computers

- Personal computers
  - General purpose, variety of software
  - Subject to cost/performance tradeoff
- Server computers
  - Network based
  - · High capacity, performance, reliability
  - Range from small servers to building sized

2016/2/15 © Ren-Song Tsay NTHU Taiwan

5

# 2016.2.1 Microsoft testing underwater data centers



2016/2/15 © Ren-Song Tsay, NTHU, Taiwan

## Classes of Computers

- Supercomputers
  - High-end scientific and engineering calculations
  - Highest capability but represent a small fraction of the overall computer market
- Embedded computers
  - Hidden as components of systems
  - Stringent power/performance/cost constraints


2016/2/15 © Ren-Song Tsay, NTHU, Taiwan


10

# 2016.2.11\$9 Computer Designed in Oakland



2016/2/15 © Ren-Song Tsay, NTHU, Taiwan







#### The PostPC Era

- Personal Mobile Device (PMD)
  - Battery operated
  - Connects to the Internet
  - Hundreds of dollars
  - Smart phones, tablets, electronic glasses
- Cloud computing
  - Warehouse Scale Computers (WSC)
  - Software as a Service (SaaS)
  - Portion of software run on a PMD and a portion run in the Cloud
  - Amazon and Google


2016/2/15 © Ren-Song Tsay, NTHU, Taiwan





















Robotic command explorer:
A "Programmable Brick",
Hitachi H8 CPU (8-bit), 32KB RAM,
LCD, batteries,
infrared transmitter/receiver,
4 control buttons, 6 connectors

2016/2/15 © Ren-Song Tsay NTHU Taiwan



#### Arduino

- 一個開放原始碼的單晶片微控制器
- 使用了Atmel AVR單片機
- 建構於簡易輸出/輸入(simple I/O)介面板,並且具有使用類似Java、C語言的Processing/Wiring開發環境



2016/2/15 © Ren-Song Tsay, NTHU, Taiwan

# Raspberry Pi2




- Since 2012
- 火柴盒大小, \$35
- 可搭載Open Source 的 Linux 系統
- 免費提供 Win 10 的開發者套件
- 創始人 Eben Upton







Ren-Song Tsay, NTHU, Taiwan

**Embedded Everywhere** Auto-Dimming Active Mirror Cabin Noise Night Vision Monitoring Interior Windshield Accident Head-Up Cabin Battery Airbag Dedicated Short-Range Lighting Navigation System Adaptive Cruise Security System Automatic Active Exhaust Braking Noise Suppression Electric Power Steering Electronic Throttle Hill-Hold OBDII Electroni Control Control Stability Contro Active Flectronic Start/Stor Kevless Parking Valve Control Tire Active Timing Pressure Cylinde Yaw Warning Monitoring Detection 2016/2/15 © Ren-Song Tsay, NTHU, Taiwan







# What is coming ...


- Internet-of-things
- Big data
- Intelligent life assistance
- Artificial intelligence
- Industry 4.0

2016/2/15 © Ren-Song Tsay, NTHU, Taiwan

#### What You Will Learn

- How programs are translated into the machine language
  - And how the hardware executes them
- The hardware/software interface
- What determines program performance
  - And how it can be improved
- How hardware designers improve performance
- What is parallel processing

2016/2/15 © Ren-Song Tsay, NTHU, Taiwan



## **Understanding Performance**

- Algorithm
  - Determines number of operations executed
- Programming language, compiler, architecture
  - Determine number of machine instructions executed per operation
- Processor and memory system
  - Determine how fast instructions are executed
- I/O system (including OS)
  - Determines how fast I/O operations are executed


2016/2/15 © Ren-Song Tsay, NTHU, Taiwan


Eight Great Ideas


Design for Moore's Law


Use abstraction to simplify design


Make the common case fast
Performance via parallelism
Performance via pipelining
Performance via prediction
Hierarchy of memories
Dependability via redundancy





















# Inside the Processor (CPU)

- Datapath: performs operations on data
- Control: sequences datapath, memory, ...
- Cache memory
  - Small fast SRAM memory for immediate access to data

# Inside the Processor Apple A5



#### **Abstractions**

**The BIG Picture** 

- Abstraction helps us deal with complexity
  - Hide lower-level detail
- Instruction set architecture (ISA)
  - The hardware/software interface
- Application binary interface
  - The ISA plus system software interface
- Implementation
  - The underlying details and interface

#### A Safe Place for Data

- Volatile main memory
  - · Loses instructions and data when power off
- Non-volatile secondary memory
  - Magnetic disk
  - Flash memory
  - Optical disk (CDROM, DVD)












#### **Networks**


- Communication and resource sharing
- Local area network (LAN): Ethernet
  - Within a building
- Wide area network (WAN): the Internet
- Wireless network: WiFi, Bluetooth






2016/2/15 © Ren-Song Tsay, NTHU, Taiwan






# Semiconductor Technology

- Silicon: semiconductor
- Add materials to transform properties:
  - Conductors
  - Insulators
  - Switch






# Integrated Circuit Cost

Cost per die =  $\frac{\text{Cost per wafer}}{\text{Dies per wafer} \times \text{Yield}}$ Dies per wafer  $\approx \text{Wafer area/Die area}$ Yield =  $\frac{1}{(1+(\text{Defects per area} \times \text{Die area/2}))^2}$ 

- Nonlinear relation to area and defect rate
  - Wafer cost and area are fixed
  - Defect rate determined by manufacturing process
  - Die area determined by architecture and circuit design

2016/2/15 © Ren-Song Tsay, NTHU, Taiwan



#### Response Time and Throughput

- Response time
  - How long it takes to do a task
- Throughput
  - Total work done per unit time
    - e.g., tasks/transactions/... per hour
- How are response time and throughput affected by
  - Replacing the processor with a faster version?
  - Adding more processors?
- We'll focus on response time for now...

2016/2/15 © Ren-Song Tsay, NTHU, Taiwan

52

#### Relative Performance

- Define Performance = I/Execution Time
- "X is n time faster than Y"

Performanc  $e_x$ /Performanc  $e_y$ 

- = Execution time  $_{\times}$  /Execution time  $_{\times} = n$
- Example: time taken to run a program
  - 10s on A, 15s on B
  - Execution Time<sub>B</sub> / Execution Time<sub>A</sub> = 15s / 10s = 1.5
  - So A is 1.5 times faster than B

2016/2/15 © Ren-Song Tsay, NTHU, Taiwan


53

# Idle to System

#### Measuring Execution Time

- Elapsed time
  - Total response time, including all aspects
    - · Processing, I/O, OS overhead, idle time
  - Determines system performance
- CPU time
  - Time spent processing a given job
    - · Discounts I/O time, other jobs' shares
  - Comprises user CPU time and system CPU time
  - Different programs are affected differently by CPU and system performance

2016/2/15 © Ren-Song Tsay, NTHU, Taiwan



#### **CPU Time**

 $CPU Time = CPU Clock Cycles \times Clock Cycle Time$   $= \frac{CPU Clock Cycles}{Clock Rate}$ 

- Performance improved by
  - Reducing number of clock cycles
  - Increasing clock rate
  - Hardware designer must often trade off clock rate against cycle count

34

2016/2/15 © Ren-Song Tsay, NTHU, Taiwan

56

# **CPU Time Example**

- Computer A: 2GHz clock, 10s CPU time
- Designing Computer B
  - Aim for 6s CPU time
  - $\circ$  Can do faster clock, but requires 1.2  $\times$  clock cycles
- How fast must Computer B clock be?

Clock Rate 
$$_{B} = \frac{\text{Clock Cycles}_{B}}{\text{CPU Time}_{B}} = \frac{1.2 \times \text{Clock Cycles}_{A}}{6\text{s}}$$
Clock Cycles  $_{A} = \text{CPU Time}_{A} \times \text{Clock Rate}_{A}$ 

$$= 10s \times 2GHz = 20 \times 10^9$$

Clock Rate 
$$_{B} = \frac{1.2 \times 20 \times 10^{9}}{6s} = \frac{24 \times 10^{9}}{6s} = 4GHz$$

25

2016/2/15 © Ren-Song Tsay, NTHU, Taiwan

#### Instruction Count and CPI

Clock Cycles = Instructio n Count × Cycles per Instructio n CPU Time = Instructio n Count × CPI × Clock Cycle Time Instructio n Count × CPI Clock Rate

- Instruction Count for a program
  - Determined by program, ISA and compiler
- Average cycles per instruction
  - Determined by CPU hardware
  - If different instructions have different CPI
    - · Average CPI affected by instruction mix

2016/2/15 © Ren-Song Tsay, NTHU, Taiwar

**CPI Example** 

- Computer A: Cycle Time = 250ps, CPI = 2.0
- Computer B: Cycle Time = 500ps, CPI = 1.2
- Same ISA
- Which is faster, and by how much?

 $\mathsf{CPUTime}_{\mathsf{A}} = \mathsf{Instructio} \; \mathsf{n} \; \mathsf{Count} \; \mathsf{\times} \; \mathsf{CPI}_{\mathsf{A}} \; \mathsf{\times} \; \mathsf{Cycle} \; \mathsf{Time}_{\mathsf{A}}$ A is faster...  $= I \times 2.0 \times 250 ps = I \times 500 ps$  $CPUTime_{R} = Instructio \ n \ Count \times CPI_{R} \times Cycle \ Time_{R}$  $= I \times 1.2 \times 500 ps = I \times 600 ps$ ..by this much CPU Time <sub>A</sub>

2016/2/15 © Ren-Song Tsay, NTHU, Taiwan

Chapter 1 — Computer Abstractions and Technology

#### CPI in More Detail

 If different instruction classes take different numbers of cycles

Clock Cycles = 
$$\sum_{i=1}^{n} (CPI_i \times Instruction Count_i)$$

Weighted average CPI

$$CPI = \frac{Clock \ Cycles}{Instructio \ n \ Count} = \sum_{i=1}^{n} \left( CPI_{i} \times \frac{Instructio \ n \ Count_{i}}{Instructio \ n \ Count} \right)$$

Relative frequency


2016/2/15 © Ren-Song Tsay, NTHU, Taiwan


# **CPI Example**

 Alternative compiled code sequences using instructions in classes A, B, C

Class	А	В	С
CPI for class	1	2	3
IC in sequence 1	2	1	2
IC in sequence 2	4	1	1

- Sequence 1: IC = 5
  - Clock Cycles= 2×1 + 1×2 + 2×3= 10
  - Avg. CPI = 10/5 = 2.0
- Sequence 2: IC = 6
  - Clock Cycles= 4x1 + 1x2 + 1x3= 9
  - Avg. CPI = 9/6 = 1.5






## **Reducing Power**

- Suppose a new CPU has
  - 85% of capacitive load of old CPU
  - 15% voltage and 15% frequency reduction

$$\frac{P_{\text{new}}}{P_{\text{old}}} = \frac{C_{\text{old}} \times 0.85 \times (V_{\text{old}} \times 0.85)^2 \times F_{\text{old}} \times 0.85}{C_{\text{old}} \times V_{\text{old}}^2 \times F_{\text{old}}} = 0.85^4 = 0.52$$

- The power wall
  - We can't reduce voltage further
  - We can't remove more heat
- How else can we improve performance?

2016/2/15 © Ren-Song Tsay, NTHU, Taiwan



#### Multiprocessors


- Multicore microprocessors
  - More than one processor per chip
- Requires explicitly parallel programming
  - Compare with instruction level parallelism
    - · Hardware executes multiple instructions at once
    - Hidden from the programmer
  - Hard to do
    - Programming for performance
    - Load balancing
    - Optimizing communication and synchronization

2016/2/15 © Ren-Song Tsay, NTHU, Taiwan

66

# SPEC CPU Benchmark

- Programs used to measure performance
  - Supposedly typical of actual workload
- Standard Performance Evaluation Corp (SPEC)
  - Develops benchmarks for CPU, I/O, Web, ...
- SPEC CPU2006
  - Elapsed time to execute a selection of programs
    - Negligible I/O, so focuses on CPU performance
  - Normalize relative to reference machine
  - Summarize as geometric mean of performance ratios
    - · CINT2006 (integer) and CFP2006 (floating-point)



2016/2/15 © Ren-Song Tsay, NTHU, Taiwan

67

..........

Description	Name	Instruction Count x 10 <sup>9</sup>	СРІ	Clock cycle time (seconds x 10 <sup>-9</sup> )	Execution Time (seconds)	Reference Time (seconds)	SPECra
Interpreted string processing	-	2252	0.60	0.376	508	9770	19.2
Block-sorting compression	bzip2	2390	0.70	0.376	629	9650	15.4
GNU C compiler	gcc	794	1.20	0.376	358	8050	22.5
Combinatorial optimization	mcf	221	2.66	0.376	221	9120	41.2
Go game (AI)	go	1274	1.10	0.376	527	10490	19.9
Search gene sequence	hmmer	2616	0.60	0.376	590	9330	15.8
Chess game (AI)	sjeng	1948	0.80	0.376	586	12100	20.7
Quantum computer simulation	libquantum	659	0.44	0.376	109	20720	190.0
Video compression	h264avc	3793	0.50	0.376	713	22130	31.0
Discrete event simulation library	omnetpp	367	2.10	0.376	290	6250	21.5
Games/path finding	astar	1250	1.00	0.376	470	7020	14.9
XML parsing	xalancbmk	1045 /	0.70	0.376	275	6900	25.1
Geometric mean	-	- /	_	-	-	_	25.7

#### SPEC Power Benchmark

- Power consumption of server at different workload levels
  - Performance: ssj\_ops/sec
  - Power:Watts (Joules/sec)

Overall ssj\_ops per Watt = 
$$\left(\sum_{i=0}^{10} ssj_ops_i\right) / \left(\sum_{i=0}^{10} power_i\right)$$

48

#### SPECpower\_ssj2008 for Xeon X5650

Target Load %	Performance (ssj_ops)	Average Power (Watts)
100%	865,618	258
90%	786,688	242
80%	698,051	224
70%	607,826	204
60%	521,391	185
50%	436,757	170
40%	345,919	157
30%	262,071	146
20%	176,061	135
10%	86,784	121
0%	0	80
Overall Sum	4,787,166	1,922
Essj_ops/Σpower =		2,490

100

# Pitfall (陷阱):Amdahl's Law


 Improving an aspect of a computer and expecting a proportional improvement in overall performance

$$T_{improved} = \frac{T_{affected}}{improvemen t factor} + T_{unaffected}$$

- Example: multiply accounts for 80s/100s
  - How much improvement in multiply performance to get 5x overall?

$$20 = \frac{80}{n} + 20$$
 Can't be done!

Corollary: make the common case fast



# Fallacy (迷思): Low Power at Idle

- Look back at i7 power benchmark
  - At 100% load: 258W
  - At 50% load: I 70W (66%)
  - At 10% load: 121W (47%)
- Google data center
  - Mostly operates at 10% 50% load
  - At 100% load less than 1% of the time
- Consider designing processors to make power proportional to load

2016/2/15 © Ren-Song Tsay, NTHU, Taiwan

#### Pitfall: MIPS as a Performance Metric

- MIPS: Millions of Instructions Per Second
  - Doesn't account for
    - · Differences in ISAs between computers
    - Differences in complexity between instructions

MIPS = 
$$\frac{Instructio n count}{Execution time \times 10^{6}}$$
= 
$$\frac{Instructio n count}{Instructio n count \times CPI} \times 10^{6}$$
Clock rate

CPI varies between programs on a given CPU

2016/2/15 © Ren-Song Tsay, NTHU, Taiwan

74

# **Concluding Remarks**

- Cost/performance is improving
  - Due to underlying technology development
- Hierarchical layers of abstraction
  - In both hardware and software
- Instruction set architecture
  - The hardware/software interface
- Execution time: the best performance measure
- Power is a limiting factor
  - Use parallelism to improve performance

2016/2/15 © Ren-Song Tsay, NTHU, Taiwan

75