

Chapter 2

Instructions:
Language of the Computer

Instruction Set

- The repertoire of instructions of a computer
- Different computers have different instruction sets
 - But with many aspects in common
- Early computers had very simple instruction sets
 - Simplified implementation
- Many modern computers also have simple instruction sets

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU

The MIPS Instruction Set

- Used as the example throughout the book
- Stanford MIPS commercialized by MIPS Technologies (www.mips.com)
- Some share of embedded core market
 - Applications in consumer electronics, network/storage equipment, cameras, printers, ...
- Typical of many modern ISAs
 - See MIPS Reference Data tear-out card, and Appendixes B and E

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU

The ARM Instruction Set

- Most popular 32-bit instruction set in the world (www.arm.com)
- 45 Billion shipped up to 2013
- Large share of embedded core market
 - · Applications include mobile phones, consumer electronics, network/storage equipment, cameras, printers, ...
- Typical of many modern RISC ISAs
 - See ARM Assembler instructions, their encoding and instruction cycle timings in appendixes B1, B2 and B3 (CD-ROM)

Language of the Computer - 4

2.2 Operations of the Computer Hardware

Arithmetic Operations

- Add and subtract, three operands
 - Two sources and one destination add a, b, c # a gets b + c
- All arithmetic operations have this form (three operands)
- Design Principle 1: Simplicity favors regularity
 - Regularity makes implementation simpler
 - Simplicity enables higher performance at lower cost

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU

5

Arithmetic Example

• C code:

Polish notation: -+gh+ij

$$f = (g + h) - (i + j);$$

• Compiled MIPS code:


Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU

2.3 Operands of the Computer Hardware

Register Operands

- Arithmetic instructions use register operands
- MIPS has a 32 x 32-bit register file
 - Use for frequently accessed data
 - Numbered 0 to 31
 - 32-bit data called a "word"
- Assembler names
 - \$t0, \$t1, ..., \$t9 for temporary values
 - \$s0, \$s1, ..., \$s7 for saved variables
- Design Principle 2: Smaller is faster
 - c.f. main memory: billions of locations

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU



Register Operand Example

• C code:

$$f = (g + h) - (i + j);$$

• f, ..., j in \$s0, ..., \$s4

Compiled MIPS code:

add \$t0, \$s1, \$s2 add \$t1, \$s3, \$s4 sub \$s0, \$t0, \$t1

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU


Memory Operands





- Main memory used for composite data
 - Arrays, structures, dynamic data
- To apply arithmetic operations
 - Load values from memory into registers
 - Store result from register to memory
- Memory is byte addressed
 - Each address identifies an 8-bit byte
- Words are aligned in memory
 - Address must be a multiple of 4
- MIPS is Big Endian
 - Most-significant byte at least address of a word
 - c.f. Little Endian: least-significant byte at least address

 $\label{eq:Chapter 2-Instructions: Language of the Computer — RST(c)NTHU} Chapter 2 — Instructions: Language of the Computer 2 — Instructions: Language of the Computer 3 — Instructions: Language 4 — Instru$



Memory Operand Example 1

• C code:

$$g = h + A[8];$$

- g in \$s1, h in \$s2, base address of A in \$s3
- Compiled MIPS code:
 - Index 8 requires offset of 32
 - · 4 bytes per word

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU

12

Memory Operand Example 2

• C code:

$$A[12] = h + A[8];$$

- h in \$s2, base address of A in \$s3
- Compiled MIPS code:
 - Index 8 requires offset of 32

```
lw $t0, 32($s3)  # load word
add $t0, $s2, $t0
sw $t0, 48($s3)  # store word
```

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU

Registers vs. Memory

- Registers are faster to access than memory
- Operating on memory data requires loads and stores
 - More instructions to be executed
- Compiler must use registers for variables as much as possible
 - Only spill to memory for less frequently used variables
 - Register optimization is important!

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU

1.5

Immediate Operands

- Constant data specified in an instruction addi \$s3, \$s3, 4
- No subtract immediate instruction
 - Just use a negative constant addi \$s2, \$s1, −1
- Design Principle 3: Make the common case fast
 - Small constants are common
 - Immediate operand avoids a load instruction

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU

The Constant Zero

- MIPS register 0 (\$zero) is the constant 0
 - Cannot be overwritten
- Useful for common operations
 - E.g., move between registers add \$t2, \$s1, \$zero

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU

17

Unsigned Binary Integers

• Given an n-bit number

$$x = x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \dots + x_12^1 + x_02^0$$

- Range: 0 to +2ⁿ 1
- Example
 - 0000 0000 0000 0000 0000 0000 0000 1011₂ = 0 + ... + $1 \times 2^3 + 0 \times 2^2 + 1 \times 2^1 + 1 \times 2^0$ = 0 + ... + 8 + 0 + 2 + 1 = 11_{10}
- Using 32 bits
 - 0 to +4,294,967,295

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU

2's-Complement Signed Integers

• Given an n-bit number

$$x = -x_{n-1}2^{n-1} + x_{n-2}2^{n-2} + \dots + x_12^1 + x_02^0$$

- Range: -2^{n-1} to $+2^{n-1}-1$
- Example
- Using 32 bits
 - -2,147,483,648 to +2,147,483,647

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU

10

2's-Complement Signed Integers

- Bit 31 is sign bit
 - 1 for negative numbers
 - 0 for non-negative numbers
- $-(-2^{n-1})$ can't be represented
- Non-negative numbers have the same unsigned and 2's-complement representation
- Some specific numbers

· 0: 0000 0000 ... 0000

· -1: 1111 1111 ... 1111

Most-negative: 1000 0000 ... 0000Most-positive: 0111 1111 ... 1111

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU

Signed Negation

- Complement and add 1
 - Complement means $1 \rightarrow 0$, $0 \rightarrow 1$

$$x + \overline{x} = 1111...111_2 = -1$$

 $x = -(\overline{x} + 1)$

- Example: negate +2
 - **+2** = 0000 0000 ... 0010₂
 - -2 = 1111 1111 ... 1101₂ + 1 = 1111 1111 ... 1110₂

Chapter 2 — Instructions: Language of the

Sign Extension

- Representing a number using more bits
 - Preserve the numeric value
- In MIPS instruction set
 - addi: extend immediate value
 - 1b, 1h: extend loaded byte/halfword
 - beq, bne: extend the displacement
- Replicate the sign bit to the left
 - o c.f. unsigned values: extend with 0s
- Examples: 8-bit to 16-bit
 - +2: 0000 0010 => 0000 0000 0000 0010
 - · -2: 1111 1110 => 1111 1111 1111 1110

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU

§2.5 Representing Instructions in the Compute

Representing Instructions

- Instructions are encoded in binary
 - Called machine code
- MIPS instructions
 - Encoded as 32-bit instruction words
 - Small number of formats encoding operation code (opcode), register numbers, ...
 - Regularity!
- Register numbers
 - \$t0 \$t7 are reg's 8 15
 - \$t8 \$t9 are reg's 24 25
 - \$s0 \$s7 are reg's 16 23

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU

23


Registers Conventions for MIPS 0 zero constant 0 16 s0 1 17 at for assembler **s**1 2 18 s2 v0 expression evaluation & 3 v1 19 s3 callee saves function results 4 a0 20 s4 5 a1 21 s5 arguments 6 a2 22 **s6** 7 а3 23 s7 8 t0 24 t8 temporary 9 t1 25 t9 10 t2 26 k0 for OS kernel 11 t3 k1 temporary: caller 27 12 t4 global pointer saves 28 gp 13 t5 29 stack pointer sp 14 t6 30 fp frame pointer 15 t7 31 return address ra




ор	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

- Instruction fields
 - op: operation code (opcode)
 - rs: first source register number
 - rt: second source register number
 - rd: destination register number
 - shamt: shift amount (00000 for now)
 - funct: function code (extends opcode)

R-format Example										
ор	rs	rt rd		shamt	funct					
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits					
add rd, rs, rt; R[rd]=R[rs]+R[rt] add \$t0, \$s1, \$s2										
			_							
special	\$s1	\$s2	\$t0	0	add					
special 0	V		· •	0	add 32					
	\$s1	\$s2	\$t0	· ·						





MIPS I-format Instructions

constant or address op rt 6 bits 5 bits 5 bits 16 bits

- Immediate arithmetic and load/store instructions
 - rt: destination or source register number
 - Constant: -2^{15} to $+2^{15} 1$
 - Address: offset added to base address in rs
- Design Principle 4: Good design demands good compromises
 - Different formats complicate decoding, but allow 32-bit instructions uniformly
 - Keep formats as similar as possible


Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU


Example

A[300] = h + A[300](A: \$t1, h:\$s2)

		Op	Rs	Rt	Rd	Ad/s	funct
lw	\$t0, 1200(\$t1)	35	9	8		1200	
add	\$t0, \$s2, \$t0	0	18	8	8	0	32
sw	\$t0, 1200(\$t1)	43	9	8		1200	

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU





Logical Operations

Instructions for bitwise manipulation

Operation	С	Java	MIPS
Shift left	<<	<<	s11
Shift right	>>	>>>	srl
Bitwise AND	&	&	and, andi
Bitwise OR			or, ori
Bitwise NOT	~	~	nor

Useful for extracting and inserting groups of bits in a word

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU

33

Shift Operations

op	rs	rt	rd	shamt	funct
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits

- shamt: how many positions to shift
- Shift left logical (sll), R[rd] = R[rt] << shamt
 - Shift left and fill with 0 bits
 - sll by *i* bits = multiplies by 2^i
- Shift right logical (srl) R[rd] = R[rt] >> shamt
 - Shift right and fill left with 0 bits
 - srl by i bits = divides by 2^i (unsigned only)

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU

34

Chapter 2 — Instructions: Language of the Computer

Shift Instructions (1/3)

Shift Instruction Syntax: sll rd rt shamt

- 1) operation name
- 2) register that will receive value
- 3) first operand (register)
- 4) shift amount (constant)
- MIPS has three shift instructions:
 - sll (shift left logical): shifts left, fills empties with 0s
 - srl (shift right logical): shifts right, fills empties with Os
 - sra (shift right arithmetic): shifts right, fills empties by sign extending

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU

35

Shift Instructions (2/3)


- Move (shift) all the bits in a word to the left or right by a number of bits, filling the emptied bits with 0s.
- Example: shift right by 8 bits
 0001 0010 0011 0100 0101 0110 0111 1000


0000 0000 0001 0010 0011 0100 0101 0110

Example: shift left by 8 bits
 0001 0010 0011 0100 0101 0110 0111 1000

0011 0100 0101 0110 0111 1000 <mark>0000 0000</mark>

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU






Uses for Shift Instructions (2/2)

- Shift for multiplication: in binary
 - Multiplying by 4 (100₂) is same as shifting left by 2:
 - $11_2 \times 100_2 = 1100_2$
 - $1010_2 \times 100_2 = 101000_2$
 - Multiplying by 2ⁿ is same as shifting left by n
- Since shifting is so much faster than multiplication (you can imagine how complicated multiplication is), a good compiler usually notices when C code multiplies by a power of 2 and compiles it to a shift instruction:

a
$$*= 8$$
; (in C)
would compile to:
 $$11 $50,$50,3$ (in MIPS)

Chapter 2 — Instructions: Language of the Computer — RST(c)NTHLI



Exercise

- f = g A[B[4]];
- f:\$s0, g:\$s1, A:\$s2, B:\$s3

```
Iw $s0, 16($s3) # $s0 = B[4]
s11 $s0, $s0, 2 # $s0 = B[4] * 4
add $s0, $s0, $s2 # $s0 = address of A[B[4]]
Iw $s0, 0($s0) # $s0 = A[B[4]]
sub $s0, $s1, $s0 # $s0 = g - A[B[4]]
```

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU

182


AND Operations


- Useful to mask bits in a word
 - $^{\circ}$ Select some bits, clear others to 0

and \$t0, \$t1, \$t2

- \$t2 | 0000 0000 0000 00<mark>00 11</mark>01 1100 0000
- \$t1 | 0000 0000 0000 000<mark>11 11</mark>00 0000 0000
- \$t0 | 0000 0000 0000 00<mark>00 11</mark>00 0000 0000

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU





Conditional Operations

- Branch to a labeled instruction if a condition is true
 - Otherwise, continue sequentially
- beq rs, rt, L1
 - if (rs == rt) branch to instruction labeled L1;
- bne rs, rt, L1
 - if (rs != rt) branch to instruction labeled L1;
- i L1
 - unconditional jump to instruction labeled L1

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU

Else:

f = g - h

105

Compiling If Statements

f = g + h

C code:

```
if (i==j) f = g+h;
else f = g-h;
```

- f, g, h in \$s0, \$s1, \$s2
- Compiled MIPS code:

Assembler calculates add \$s0, \$s1, \$s2 j Exit

Else: sub \$s0, \$s1, \$s2

Exit: ···

Computer —RST(c)NTHU

Exit:

Chapter 2 — Instructions: Language of the Computer

Compiling Loop Statements

• C code:

```
while (save[i] == k) i += 1;
```

- \circ i in \$s3, k in \$s5, address of save in \$s6
- Compiled MIPS code:


```
Loop: sll
            $t1,
                 $s3, 2
                               //*4
            $t1,
                               //&save[i]
      add
                  $t1, $s6
                 0(\$t1)
                               //save[i]
       ١w
                  $s5, Exit
      bne
      addi $s3,
                 $s3,
            Loop
Exit: ...
```

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU

47

Basic Blocks

- A basic block is a sequence of instructions with
 - No embedded branches (except at end)
 - No branch targets (except at beginning)



Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU

More Conditional Operations

- Set result to 1 if a condition is true
 - Otherwise, set to 0
- slt rd, rs, rt
 - if (rs < rt) rd = 1; else rd = 0;</pre>
- slti rt, rs, constant
 - if (rs < constant) rt = 1; else rt = 0;
- Use in combination with beq, bne

```
sIt $t0, $s1, $s2 # if ($s1 < $s2)
bne $t0, $zero, L # branch to L
```

 $\label{eq:chapter 2-loss} \mbox{Chapter 2} - \mbox{Instructions: Language of the } \\ \mbox{Computer } - \mbox{RST(c)NTHU}$

49


Branch Instruction Design

- Why not blt, bge, etc?
- Hardware for <, ≥, ... slower than =, ≠
 - Combining with branch involves more work per instruction, requiring a slower clock
 - All instructions penalized!
- beg and bne are the common case
- This is a good design compromise

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU

Branches: Instruction Format

• Use I-format:



- opcode specifies beg or bne
- rs and rt specify registers to compare
- What can immediate specify? PC-relative addressing
 - Immediate is only 16 bits, but PC is 32-bit
 immediate cannot specify entire address
 - Loops are generally small: < 50 instructions
 - Though we want to branch to anywhere in memory, a single branch only need to change PC by a small amount
 - How to use PC-relative addressing
 - 16-bit immediate as a signed two's complement integer to be added to the PC if branch taken
 - Now we can branch +/- 2¹⁵ bytes from the PC?

51


Signed vs. Unsigned


- Signed comparison: slt, slti
- Unsigned comparison: sltu, sltui
- Example
 - \$s0 = 1111 1111 1111 1111 1111 1111 1111


 - slt \$t0, \$s0, \$s1 # signed
 - -1 < +1 ⇒ \$t0 = 1
 - sltu \$t0, \$s0, \$s1 # unsigned
 - $+4,294,967,295 > +1 \Rightarrow $t0 = 0$

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU


52








1	Re	egi	ster L	Jsage				
		0	zero	constant 0	16	s0		
					17	s1	0 "	
		2	v0	expression	18	s2	Caller	
		3	v1	evaluation & function results		s3	uses saved/	
		4	a0		20	s4	restored	
		5	a1	arguments 2		s5	by callee	
		6	a2			s6		
		7	a3		23	s7		
		8	t0		24	t8	tomporary	
		9	t1		25	t9	temporary	
		10	t2	Callee uses			for OS kernel	
		11	t3	saved/			101 OS Kerrier	
		12	t4	restored by	28	gp	global pointer	
		13	t5	caller	29	sp	stack pointer	
		14	t6		30	fp	frame pointer	
		15	t7		31	ra	return address the	
						Comput	er —RST(c)NTHU	56



Chapter 2 — Instructions: Language of the



Procedure Call Instructions

- Procedure call: jump and link
 jal ProcedureLabel
 - Address of following instruction put in \$ra
 - Jumps to target address
- Procedure return: jump register
 jr \$ra
 - Copies \$ra to program counter
 - Can also be used for computed jumps
 - e.g., for case/switch statements

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU

59

Leaf Procedure Example


C code:


```
int leaf_example (int g, h, i, j)
{ int f;
    f = (g + h) - (i + j);
    return f;
}
```

- Arguments g, ..., j in \$a0, ..., \$a3
- f in \$s0 (hence, need to save \$s0 on stack)
- Result in \$v0

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU

60





Nested Procedure Example

• C code:

```
int fact (int n)
{
  if (n < 1) return 1;
  else return n * fact(n - 1);
}
```

- Argument n in \$a0
- Result in \$v0

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU

63

Nested Procedure Example

• MIPS code:

```
fact:
    addi $sp, $sp, -8
                          # adjust stack for 2 items
         $ra, 4($sp)
                         # save return address
         $a0, 0($sp)
                          # save argument
   slti $t0, $a0, 1
                          \# test for n < 1
   beq $t0, $zero, L1
   addi $v0, $zero, 1
                          # if so, result is 1
                            pop 2 items from stack
   addi $sp, $sp, 8
   jr
        $ra
                              and return
L1: addi $a0, $a0, -1
                          # else decrement n
    jal
        fact
                          # recursive call
         $a0, 0($sp)
                            restore original n
         $ra, 4($sp)
                            and return address
             $sp,
                          # pop 2 items from stack
        $v0, $a0, $v0
                          # multiply to get result
                          # and return
```

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU

Character Data

- Byte-encoded character sets
 - ASCII: 128 characters (2^7)
 - · 95 graphic, 33 control
 - Latin-1: 256 characters (2^8)
 - ASCII, +96 more graphic characters
- Unicode: 32-bit character set
 - Used in Java, C++ wide characters, ...
 - Most of the world's alphabets, plus symbols
 - UTF-8, UTF-16: variable-length encodings


Chapter 2 — Instructions: Language of the

ASCII Table

	0	1	2	3	4	5	6	7
0	NUL	DLE	space	0	@	Р	`	р
1	SOH	DC1 XON	ļ	1	Α	Q	а	q
2	STX	DC2	ıı .	2	В	R	b	r
3	ETX	DC3 XOFF	#	3	С	S	С	S
4	EOT	DC4	\$	4	D	Т	d	t
5	ENQ	NAK	%	5	Е	U	е	u
6	ACK	SYN	&	6	F	V	f	٧
7	BEL	ETB	1	7	G	W	g	W
8	BS	CAN	(8	Н	Х	h	×
9	HT	EM)	9	- 1	Υ	i	У
Α	LF	SUB	*	:	J	Ζ	j	Z
В	VT	ESC	+	;	K	[k	{
С	FF	FS		<	L	-\	- 1	
D	CR	GS	-	=	M]	m	}
E	so	RS		>	N	۸	n	~
F	SI	US	1	?	0	_	0	del

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU

Chapter 2 — Instructions: Language of the Computer



Byte/Halfword Operations

- Could use bitwise operations
- MIPS byte/halfword load/store
 - String processing is a common case

lb rt, offset(rs) Ih rt, offset(rs)

Sign extend to 32 bits in rt

Zero extend to 32 bits in rt

sb rt, offset(rs) sh rt, offset(rs)

Store just rightmost byte/halfword

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU

String Copy Example

- C code (naive):
 - Null-terminated string

```
void strcpy (char x[], char y[])
{ int i;
    i = 0;
    while ((x[i]=y[i])!='\0')
        i += 1;
}
```

- Addresses of x, y in \$a0, \$a1
- i in \$s0

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU


69

String Copy Example


• MIPS code:


```
strcpy:
                           # adjust stack for 1 item
    addi $sp, $sp, -4
         $s0, 0($sp)
                           # save $s0
        $s0, $zero, $zero # i = 0
    add
L1: add
        $t1, $s0, $a1
                           # addr of y[i] in $t1
         $t2, 0($t1)
    1bu
                           # $t2 = y[i]
        $t3, $s0, $a0
                           # addr of x[i] in $t3
    add
         $t2, 0($t3)
    sb
                           \# x[i] = y[i]
                           # exit loop if y[i] == 0
    beq
        $t2, $zero, L2
    addi $s0, $s0, 1
                           # i = i + 1
                           # next iteration of loop
         L1
L2: 1w
         $s0, 0($sp)
                           # restore saved $s0
    addi $sp, $sp, 4
                           # pop 1 item from
    jr
         $ra
                           # and return
```


Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU





Branch Addressing Branch instructions specify Opcode, two registers, target address Most branch targets are near branch Forward or backward price rt constant or address bits 5 bits 5 bits 16 bits PC-relative addressing Target address = PC + offset × 4 PC already incremented by 4 by this time Chapter 2 — Instructions: Language of the Computer — RST(c)NTHU Target address = PC + Offset × 4

















Assembler Pseudoinstructions

- Most assembler instructions represent machine instructions one-to-one
- Pseudoinstructions: figments of the assembler's imagination

```
move $t0, $t1 \rightarrow add $t0, $zero, $t1 blt $t0, $t1, \bot \rightarrow slt $at, $t0, $t1 bne $at, $zero, \bot
```

\$at (register 1): assembler temporary

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU

Producing an Object Module

- Assembler (or compiler) translates program into machine instructions
- Provides information for building a complete program from the pieces
 - Header: described contents of object module
 - Text segment: translated instructions
 - Static data segment: data allocated for the life of the program
 - Relocation info: for contents that depend on absolute location of loaded program
 - Symbol table: global definitions and external refs
 - Debug info: for associating with source code

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU

81

Linking Object Modules

- Produces an executable image
 - 1. Merges segments
 - 2. Resolve labels (determine their addresses)
 - 3. Patch location-dependent and external refs
- Could leave location dependencies for fixing by a relocating loader
 - But with virtual memory, no need to do this
 - Program can be loaded into absolute location in virtual memory space

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU

Loading a Program

- Load from image file on disk into memory
 - 1. Read header to determine segment sizes
 - 2. Create virtual address space
 - 3. Copy text and initialized data into memory
 - · Or set page table entries so they can be faulted in
 - 4. Set up arguments on stack
 - 5. Initialize registers (including \$sp, \$fp, \$gp)
 - 6. Jump to startup routine
 - · Copies arguments to \$a0, ... and calls main
 - · When main returns, do exit syscall


Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU


83

Dynamic Linking

- Only link/load library procedure when it is called
 - Requires procedure code to be relocatable
 - Avoids image bloat caused by static linking of all (transitively) referenced libraries
 - Automatically picks up new library versions

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU





C Sort Example

- Illustrates use of assembly instructions for a C bubble sort function
- Swap procedure (leaf)

```
void swap(int v[], int k)
{
  int temp;
  temp = v[k];
  v[k] = v[k+1];
  v[k+1] = temp;
}
```

v in \$a0, k in \$a1, temp in \$t0


 $\label{eq:chapter 2-loss} \mbox{Chapter 2} - \mbox{Instructions: Language of the } \\ \mbox{Computer } - \mbox{RST(c)NTHU}$


87


\$2.13 A C Sort Example to Put It All Together


```
The Procedure Swap
```


Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU











Lessons Learned

- Instruction count and CPI are not good performance indicators in isolation
- Compiler optimizations are sensitive to the algorithm
- Java/JIT compiled code is significantly faster than JVM interpreted
 - $\,{}^{\circ}$ Comparable to optimized C in some cases
- Nothing can fix a dumb algorithm!

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU

Arrays vs. Pointers

- Array indexing involves
 - Multiplying index by element size
 - Adding to array base address


```
$11 $t1, $a1, 2 # $t1 = k * 4
add $t1, $a0, $t1 # (address of v[k])
lw $t0, 0($t1) # $t0 (temp) = v[k]
```

- Pointers correspond directly to memory addresses
 - Can avoid indexing complexity

```
lw $t0, 0($t1)
```

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU

Example: Clearing an Array clear1(int array[], int size) { for (i = 0; i < size; i += 1)array[i] = 0;move t0, zero # i = 0 loop1: sll \$t1,\$t0,2 # \$t1 = i * 4 add \$t2,\$a0,\$t1 # \$t2 = # &array[i] sw \$zero, 0(\$t2) # array[i] = 0addi \$t0,\$t0,1 # i = i + 1 slt \$t3,\$t0,\$a1 # \$t3 = # (i < size) bne \$t3,\$zero,loop1 # if (...) # goto loop1 Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU 96



Comparison of Array vs. Ptr

- Multiply "strength reduced" to shift
- Array version requires shift to be inside the loop
 - Part of index calculation for incremented i
 - c.f. incrementing pointer
- Compiler can achieve same effect as manual use of pointers
 - Induction variable elimination
 - Better to make program clearer and safer

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU

ARM & MIPS Similarities

- ARM: the most popular embedded core
- Similar basic set of instructions to MIPS

553					
		ARM	MIPS		
	Date announced	1985	1985		
	Instruction size	32 bits	32 bits		
	Address space	32-bit flat	32-bit flat		
	Data alignment	Aligned	Aligned		
	Data addressing modes	9	3		
	Registers	15 × 32-bit	31 × 32-bit		
	Input/output	Memory	Memory		
		mapped	mapped		
000					

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU


161

p. 163

Compare and Branch in ARM

- Uses condition codes for result of an arithmetic/logical instruction
 - Negative, zero, carry, overflow
 - Compare instructions to set condition codes without keeping the result (not in registers)
- Each instruction can be conditional
 - Top 4 bits of instruction word: condition value
 - Can avoid branches over single instructions

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU



Intel 4004 4-bit CPU



- 1971~1981
- the first complete CPU on one chip
- 46K~92K instructions per second
- Maximum clock speed was 740 kHz
- A single multiplexed 4-bit bus for transferring:
 - 12-bit addresses
 - 8-bit instructions
 - 4-bit data words
- 46 instructions (of which 41 were 8 bits wide and 5 were 16 bits wide)
- The register set has 16 registers of 4 bits each

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU

2.17 Real Stuff: x86 Instruction

The Intel x86 ISA

- Evolution with backward compatibility
 - 8080 (1974): 8-bit microprocessor
 - · Accumulator, plus 3 index-register pairs
 - 8086 (1978): 16-bit extension to 8080
 - Complex instruction set (CISC)
 - 8087 (1980): floating-point coprocessor
 - Adds FP instructions and register stack
 - 80286 (1982): 24-bit addresses, MMU
 - Segmented memory mapping and protection
 - 80386 (1985): 32-bit extension (now IA-32)
 - Additional addressing modes and operations
 - · Paged memory mapping as well as segments

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU

103

165

The Intel x86 ISA

- Further evolution...
 - i486 (1989): pipelined, on-chip caches and FPU
 - · Compatible competitors: AMD, Cyrix, ...
 - Pentium (1993): superscalar, 64-bit datapath
 - Later versions added MMX (Multi-Media eXtension) instructions
 - The infamous FDIV bug
 - Pentium Pro (1995), Pentium II (1997)
 - New microarchitecture (see Colwell, The Pentium Chronicles)
 - Pentium III (1999)
 - Added SSE (Streaming SIMD Extensions) and associated registers
 - Pentium 4 (2001)
 - New microarchitecture
 - Added SSE2 instructions

Chapter 2 — Instructions: Language of th Computer —RST(c)NTHU



1994 The infamous FDIV bug

• The correct value is $\frac{4195835}{3145727} = 1.333820449136241002$

 However, the value returned by the flawed Pentium is incorrect at or beyond four digits:

 $\frac{4195835}{3145727} = 1.333739068902037589$


Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU

105

The Intel x86 ISA

- And further...
 - AMD64 (2003): extended architecture to 64 bits
 - EM64T Extended Memory 64 Technology (2004)
 - AMD64 adopted by Intel (with refinements)
 - Added SSE3 instructions (Streaming SIMD Extensions)
 - Intel Core (2006)
 - Added SSE4 instructions, virtual machine support
 - AMD64 (announced 2007): SSE5 instructions
 - · Intel declined to follow, instead...
 - Advanced Vector Extension (announced 2008)
 - · Longer SSE registers, more instructions
- If Intel didn't extend with compatibility, its competitors would!
 - Technical elegance ≠ market success

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU



Basic x86 Addressing Modes


Two operands per instruction

x += y

Source/dest operand	Second source operand	
Register	Register	
Register	Register Immediate	
Register	Memory	
Memory	Register	
Memory	Immediate	

- Memory addressing modes
 - Address in register
 - Address = R_{base} + displacement
 - Address = R_{base} + $2^{scale} \times R_{index}$ (scale = 0, 1, 2, or 3)
 - Address = R_{base} + $2^{scale} \times R_{index}$ + displacement

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU



Implementing IA-32

- Complex instruction set makes implementation difficult
 - Hardware translates instructions to simpler microoperations
 - Simple instructions: 1–1
 - Complex instructions: 1–many
 - Microengine similar to RISC
 - Market share makes this economically viable
- Comparable performance to RISC
 - Compilers avoid complex instructions

Computer — RST(c)NTHU

18 Real Stuff: ARM v8 (64-bit) Instructions

ARM v8 Instructions

- In moving to 64-bit, ARM did a complete overhaul
- ARM v8 resembles MIPS
 - Changes from v7:
 - · No conditional execution field
 - · Immediate field is 12-bit constant
 - Dropped load/store multiple
 - PC is no longer a GPR
 - GPR set expanded to 32
 - · Addressing modes work for all word sizes
 - Divide instruction
 - · Branch if equal/branch if not equal instructions

Fallacies


- ***** Powerful instruction ⇒ higher performance
 - Fewer instructions required
 - But complex instructions are hard to implement
 - · May slow down all instructions, including simple ones
 - Compilers are good at making fast code from simple instructions
- Use assembly code for high performance
 - But modern compilers are better at dealing with modern processors
 - More lines of code ⇒ more errors and less productivity

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU

112

74

\$2.19 Fallacies and Pi



Pitfalls

- Sequential words are not at sequential addresses
 - Increment by 4, not by 1!
- *Keeping a pointer to an automatic variable after procedure returns
 - e.g., passing pointer back via an argument
 - Pointer becomes invalid when stack popped

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU

Concluding Remarks 1/2

- Design principles
 - 1. Simplicity favors regularity
 - 2. Smaller is faster
 - 3. Make the common case fast
 - 4. Good design demands good compromises
- Layers of software/hardware
 - Compiler, assembler, hardware
- MIPS: typical of RISC ISAs
 - o c.f. x86

Chapter 2 — Instructions: Language of the Computer —RST(c)NTHU

115

Concluding Remarks 2/2

- Measure MIPS instruction executions in benchmark programs
 - Consider making the common case fast
 - Consider compromises

Instruction class	MIPS examples	SPEC2006 Int	SPEC2006 FP
Arithmetic	add, sub, addi	16%	48%
Data transfer	lw, sw, lb, lbu, lh, lhu, sb, lui	35%	36%
Logical	and, or, nor, andi, ori, sll, srl	12%	4%
Cond. Branch	beq, bne, slt, slti, sltiu	34%	8%
Jump	j, jr, jal	2%	0%

Computer — RST(c)NTHU 1

omputer —RSI(c)NIHU 11

Chapter 2 — Instructions: Language of the Computer