

Chapter 3

Arithmetic for Computers

§3.1 Introducti


Arithmetic for Computers

- Operations on integers
 - Addition and subtraction
 - Multiplication and division
 - Dealing with overflow
- Floating-point real numbers
 - Representation and operations

Chapter 3 — Arithmetic for Computers — RST(c)NTHU

Integer Addition

• Example: 7 + 6



- Overflow if result out of range
 - Adding +ve and –ve operands, no overflow
 - Adding two +ve operands
 - Overflow if result sign is 1
 - Adding two –ve operands
 - Overflow if result sign is 0

Chapter 3 — Arithmetic for Computers — RST(c)NTHU

2

Integer Subtraction

- Add negation of second operand
- Example: 7 6 = 7 + (-6)

+7: 0000 0000 ... 0000 0111 -6: 1111 1111 ... 1111 1010 +1: 0000 0000 ... 0000 0001

- Overflow if result out of range
 - Subtracting two +ve or two –ve operands, no overflow
 - Subtracting +ve from –ve operand
 - · Overflow if result sign is 0
 - Subtracting –ve from +ve operand
 - · Overflow if result sign is I

Chapter 3 — Arithmetic for Computers — RST(c)NTHU

Dealing with Overflow

- Some languages (e.g., C) ignore overflow
 - Use MIPS addu, addui, subu instructions
- Other languages (e.g., Ada, Fortran) require raising an exception
 - Use MIPS add, addi, sub instructions
 - On overflow, invoke exception handler
 - Save PC in exception program counter (EPC) register
 - Jump to predefined handler address
 - mfc0 (move from coprocessor reg) instruction can retrieve EPC value, to return after corrective action


Chapter 3 — Arithmetic for Computers — RST(c)NTHI


-

Arithmetic for Multimedia

- Graphics and media processing operates on vectors of 8-bit and 16-bit data
 - Use 64-bit adder, with partitioned carry chain
 - Operate on 8×8-bit, 4×16-bit, or 2×32-bit vectors
 - SIMD (single-instruction, multiple-data)
- Saturating operations
 - On overflow, result is largest representable value
 - · c.f. 2's-complement modulo arithmetic
 - E.g., clipping in audio, saturation in video


Chapter 3 — Arithmetic for Computers — RST(c)NTHU





Optimized Multiplier

Perform steps in parallel: add/shift




- One cycle per partial-product addition
 - That's ok, if frequency of multiplications is low

Chapter 3 — Arithmetic for Computers — RST(c)NTHI

g

Faster Multiplier

- Uses multiple adders
 - Cost/performance tradeoff



- Can be pipelined
 - Several multiplication performed in parallel


Chapter 3 — Arithmetic for Computers — RST(c)NTHU


Prof. Ren-Song Tsay


MIPS Multiplication

- Two 32-bit registers for product
 - HI: most-significant 32 bits
 - LO: least-significant 32-bits
- Instructions
 - o mult rs, rt / multu rs, rt
 - 64-bit product in HI/LO
 - o mfhi rd / mflo rd
 - Move from HI/LO to rd
 - · Can test HI value to see if product overflows 32 bits
 - ∘ mul rd, rs, rt
 - Least-significant 32 bits of product → rd

Chapter 3 — Arithmetic for Computers — RST(c)NTHU







Faster Division

- Can't use parallel hardware as in multiplier
 - Subtraction is conditional on sign of remainder
- Faster dividers (e.g. SRT devision) generate multiple quotient bits per step
 - Still require multiple steps

Chapter 3 — Arithmetic for Computers — RST(c)NTH

15

MIPS Division

- Use HI/LO registers for result
 - HI: 32-bit remainder
 - LO: 32-bit quotient
- Instructions
 - div rs, rt / divu rs, rt
 - No overflow or divide-by-0 checking
 - · Software must perform checks if required
 - Use mfhi, mflo to access result

Chapter 3 — Arithmetic for Computers — RST(c)NTHU

Floating Point

- Representation for non-integral numbers
 - Including very small and very large numbers
- Like scientific notation
 - -2.34 × 10⁵⁶ normalized
 +0.002 × 10⁻⁴ not normalized
 +987.02 × 10⁹⁴
- In binary
 - $\pm 1.xxxxxxx_2 \times 2^{yyyy}$
- Types float and double in C

Chapter 3 — Arithmetic for Computers — RST(c)NTH

17

Floating Point Standard

- Defined by IEEE Std 754-1985
- Developed in response to divergence of representations
 - Portability issues for scientific code
- Now almost universally adopted
- Two representations
 - Single precision (32-bit) (float)
 - Double precision (64-bit) (double)

Chapter 3 — Arithmetic for Computers — RST(c)NTHU

IEEE Floating-Point Format

single: 8 bits single: 23 bits double: 11 bits double: 52 bits

S Exponent

Fraction

 $x = (-1)^{S} \times (1 + .Fraction) \times 2^{(Exponent-Bias)}$

- S: sign bit $(0 \Rightarrow \text{non-negative}, I \Rightarrow \text{negative})$
- Normalize significand: 1.0 ≤ |significand| < 2.0
 - Always has a leading pre-binary-point I bit, so no need to represent it explicitly (hidden bit)
 - Significand is Fraction with the "I." restored
- Exponent: excess representation: actual exponent + Bias
 - Ensures exponent is unsigned
 - Single: Bias = 127(01111111); Double: Bias = 1203(0111111111)

Chapter 3 — Arithmetic for Computers — RST(c)NTHU

19

Single-Precision Range

- Exponents 00000000 and IIIIIIII reserved
- Smallest value
 - Exponent: 00000001
 ⇒ actual exponent = I I27 = –I26
 - Fraction: $000...00 \Rightarrow \text{significand} = 1.0$
 - $0 \pm 1.0 \times 2^{-126} \approx \pm 1.2 \times 10^{-38} \rightarrow 0$
- Largest value

 - ∘ Fraction: III...II \Rightarrow significand ≈ 2.0
 - $\pm 2.0 \times 2^{+127} \approx \pm 3.4 \times 10^{+38} \rightarrow \infty$

Chapter 3 — Arithmetic for Computers — RST(c)NTHU

Double-Precision Range

- Exponents 0000...00 and IIII...II reserved
- Smallest value
 - Exponent: 0000000001
 ⇒ actual exponent = I 1023 = -1022
 - Fraction: $000...00 \Rightarrow \text{significand} = 1.0$
 - $\pm 1.0 \times 2^{-1022} \approx \pm 2.2 \times 10^{-308} \rightarrow 0$
- Largest value

 - ∘ Fraction: III...II ⇒ significand ≈ 2.0
 - $\pm 2.0 \times 2^{+1023} \approx \pm 1.8 \times 10^{+308} \rightarrow \infty$

Chapter 3 — Arithmetic for Computers — RST(c)NTHI

21

Floating-Point Precision

- Relative precision
 - all fraction bits are significant
 - ∘ Single: approx 2⁻²³
 - Equivalent to 23 × \log_{10} 2 ≈ 23 × 0.3 ≈ 6 decimal digits of precision
 - ∘ Double: approx 2⁻⁵²
 - Equivalent to $52 \times \log_{10} 2 \approx 52 \times 0.3 \approx 16$ decimal digits of precision

Chapter 3 — Arithmetic for Computers — RST(c)NTHU

Floating-Point Example

- Represent -0.75
 - \circ -0.75 = (-1)¹ × 1.1₂ × 2⁻¹
 - ∘ S = I
 - \circ Fraction = $1000...00_2$
 - \circ Exponent = -1 + Bias
 - Single: $-1 + 127 = 126 = 01111110_{2}$
 - Double: $-1 + 1023 = 1022 = 01111111110_{2}$
- Single: 1011111101000...00
- Double: 101111111101000...00

Chapter 3 — Arithmetic for Computers — RST(c)NTH

23

Floating-Point Example

 What number is represented by the singleprecision float

1<u>10000001</u>01000...00

- ∘ S = I
- Fraction = $01000...00_2$
- Exponent = $10000001_2 = 129$
- $x = (-1)^1 \times (1 + .01_2) \times 2^{(129 127)}$ = $(-1) \times 1.25 \times 2^2$ = -5.0

Chapter 3 — Arithmetic for Computers — RST(c)NTHU

Denormalized Numbers

- Exponent = 000...0 \Rightarrow hidden bit is 0 $x = (-1)^S \times (0 + .Fraction) \times 2^{-Bias}$
- Smaller than normal numbers
 - allow for gradual underflow, with diminishing precision
- Denormal with fraction = 000...0

$$x = (-1)^{S} \times (0 + .0) \times 2^{-Bias} = \pm 0.0$$
Two representations of 0.0!

Chapter 3 — Arithmetic for Computers — RST(c)NTHI

25

Infinities and NaNs

- Exponent = 111...1, Fraction = 000...0
 - ±Infinity
 - Can be used in subsequent calculations, avoiding need for overflow check
- Exponent = 111...1, Fraction ≠ 000...0
 - Not-a-Number (NaN)
 - Indicates illegal or undefined result
 - e.g., 0.0 / 0.0
 - Can be used in subsequent calculations

Chapter 3 — Arithmetic for Computers — RST(c)NTHU

Floating-Point Addition

Consider a 4-digit decimal example $9.999 \times 10^{1} + 1.610 \times 10^{-1}$

- Align decimal points
 - Shift number with smaller exponent
 - \circ 9.999 × 10¹ + 0.016 × 10¹
- 2. Add significands
 - \circ 9.999 × 10¹ + 0.016 × 10¹ = 10.015 × 10¹
- 3. Normalize result & check for over/underflow
 - \circ 1.0015 × 10²
- 4. Round and renormalize if necessary
 - \circ 1.002 × 10²

Chapter 3 — Arithmetic for Computers — RST(c)NTHU

27

Floating-Point Addition

Now consider a 4-digit binary example $1.000_2 \times 2^{-1} + -1.110_2 \times 2^{-2}$ (0.5 + -0.4375)

- Align binary points
 - Shift number with smaller exponent
 - $\circ \ \ \mathsf{I.000}_2 \times 2^{-\mathsf{I}} + -0.111_2 \times 2^{-\mathsf{I}}$
- 2. Add significands
 - \circ $1.000_2 \times 2^{-1} + -0.111_2 \times 2^{-1} = 0.001_2 \times 2^{-1}$
- 3. Normalize result & check for over/underflow
 - \circ 1.000₂ × 2⁻⁴, with no over/underflow
- 4. Round and renormalize if necessary
 - \circ 1.000₂ × 2⁻⁴ (no change) = 0.0625


Chapter 3 — Arithmetic for Computers — RST(c)NTHU

Prof. Ren-Song Tsay 4/28/2016

FP Adder Hardware

- Much more complex than integer adder
- Doing it in one clock cycle would take too long
 - Much longer than integer operations
 - Slower clock would penalize all instructions
- FP adder usually takes several cycles
 - · Can be pipelined

Chapter 3 — Arithmetic for Computers — RST(c)NTHU



FP Arithmetic Hardware

- FP multiplier is of similar complexity to FP adder
 - But uses a multiplier for significands instead of an adder
- FP arithmetic hardware usually does
 - Addition, subtraction, multiplication, division, reciprocal, square-root
 - \circ FP \leftrightarrow integer conversion
- Operations usually takes several cycles
 - · Can be pipelined

Chapter 3 — Arithmetic for Computers — RST(c)NTHU

33

FP Instructions in MIPS

- FP hardware is coprocessor I
 - Adjunct processor that extends the ISA
- Separate FP registers
 - $^{\circ}$ 32 single-precision: \$f0, \$f1, ... \$f31
 - \circ Paired for double-precision: \$f0/\$f1, \$f2/\$f3, ...
 - Release 2 of MIPs ISA supports 32 × 64-bit FP reg's
- FP instructions operate only on FP registers
 - Programs generally don't do integer ops on FP data, or vice versa
 - More registers with minimal code-size impact
- FP load and store instructions
 - lwc1, ldc1, swc1, sdc1
 - e.g., ldc1 \$f8, 32(\$sp)

Chapter 3 — Arithmetic for Computers — RST(c)NTHU

FP Instructions in MIPS

- Single-precision arithmetic
 - add.s, sub.s, mul.s, div.s
 - e.g., add.s \$f0, \$f1, \$f6
- Double-precision arithmetic
 - add.d, sub.d, mul.d, div.d
 - e.g., mul.d \$f4, \$f4, \$f6
- Single- and double-precision comparison
 - c. xx.s, c. xx.d (xx is eq, 1t, 1e, ...)
 - $^{\circ}$ Sets or clears FP condition-code bit
 - e.g. c.lt.s \$f3, \$f4
- Branch on FP condition code true or false
 - bc1t, bc1f
 - e.g., bc1t TargetLabel

Chapter 3 — Arithmetic for Computers — RST(c)NTHU

35

FP Example: °F to °C

```
C code:
```

```
float f2c (float fahr) {
  return ((5.0/9.0)*(fahr - 32.0));
}
```

- fahr in \$f12, result in \$f0, literals in global memory space
- Compiled MIPS code:

```
f2c: lwc1  $f16, const5($gp)
    lwc2  $f18, const9($gp)
    div.s  $f16, $f16, $f18
    lwc1  $f18, const32($gp)
    sub.s  $f18, $f12, $f18
    mul.s  $f0, $f16, $f18
    ir  $ra
```

Chapter 3 — Arithmetic for Computers — RST(c)NTHU

FP Example: Array Multiplication

- \bullet X = X + Y × Z
 - All 32 × 32 matrices, 64-bit double-precision elements
- C code:

Chapter 3 — Arithmetic for Computers — RST(c)NTHU

27

FP Example: Array Multiplication

MIPS code:

```
٦i
        $t1, 32
                      # $t1 = 32 (row size/loop end)
                      # i = 0; initialize 1st for loop
   Πi
        $s0, 0
                      # j = 0; restart 2nd for loop
L1: li
        $s1, 0
L2: 1i
        $s2, 0
                      \# k = 0; restart 3rd for loop
        t2, s0, 5 \# t2 = i * 32 (size of row of x)
   addu t2, t2, t2, t2 = i * size(row) + j
   sll $t2, $t2, 3 # $t2 = byte offset of [i][j]
   addu t2, a0, t2 # t2 = byte address of <math>x[i][j]
   1.d $f4, 0($t2)
                      # f4 = 8 bytes of x[i][j]
L3: s11 $t0, $s2, 5
                      # $t0 = k * 32 (size of row of z)
   addu t0, t0, t0, t0, t0, t0, t0
   11 \ t0, \ t0, 3 \ \# t0 = byte offset of [k][j]
   addu t0, a2, t0 # t0 = byte address of <math>z[k][j]
   1.d f16, 0(t0) # f16 = 8 bytes of z[k][j]
```

Chapter 3 — Arithmetic for Computers — RST(c)NTHU

FP Example: Array Multiplication

```
$t0, $s0, 5
                       # $t0 = i*32 (size of row of y)
s11
     $t0, $t0, $s2
                       # $t0 = i*size(row) + k
      $t0, $t0, 3
                       # $t0 = byte offset of [i][k]
      $t0, $a1, $t0
                       # $t0 = byte address of y[i][k]
addu
      $f18, 0($t0)
                       # $f18 = 8 bytes of y[i][k]
mul.d $f16, $f18, $f16 # $f16 = y[i][k] * z[k][j]
add.d $f4, $f4, $f16
                       # f4=x[i][j] + y[i][k]*z[k][j]
addiu $s2, $s2, 1
                       # k k + 1
      $s2, $t1, L3
                       # if (k != 32) go to L3
bne
      $f4, 0($t2)
                       \# x[i][j] = $f4
s.d
                       # $j = j + 1
addiu $s1, $s1, 1
                       # if (j != 32) go to L2
      $s1, $t1, L2
addiu $s0, $s0, 1
                       # $i = i + 1
      $s0, $t1, L1
                       # if (i != 32) go to L1
```

Chapter 3 — Arithmetic for Computers — RST(c)NTHL

3

Subword Parallellism

- Graphics and audio applications can take advantage of performing simultaneous operations on short vectors
 - Example: 128-bit adder:
 - · Sixteen 8-bit adds
 - Eight 16-bit adds
 - Four 32-bit adds
- Also called data-level parallelism, vector parallelism, or Single Instruction, Multiple Data (SIMD)

Chapter 3 — Arithmetic for Computers — 41 §3.6 Parallelism and Computer Arithmetic: Subword Paralle

x86 FP Architecture

- Originally based on 8087 FP coprocessor
 - 8 × 80-bit extended-precision registers
 - Used as a push-down stack
 - Registers indexed from TOS: ST(0), ST(1), ...
- FP values are 32-bit or 64 in memory
 - Converted on load/store of memory operand
 - Integer operands can also be converted on load/store
- Very difficult to generate and optimize code
 - Result: poor FP performance

Chapter 3 — Arithmetic for Computers — RST(c)NTHU

43

x86 FP Instructions

000	0000			
	Data transfer	Arithmetic	Compare	Transcendental
/	FILD mem/ST(i)	FIADDP mem/ST(i)	FICOMP	FPATAN
	FISTP mem/ST(i)	FISUBRP mem/ST(i)	FIUCOMP	F2XMI
	FLDPI	FIMULP mem/ST(i)	FSTSW AX/mem	FC0S
	FLD1	FIDIVRP mem/ST(i)		FPTAN
	FLDZ	FSQRT		FPREM
		FABS		FPSIN
		FRNDINT		FYL2X

- Optional variations
 - I: integer operand
 - P: pop operand from stack
 - R: reverse operand order
 - But not all combinations allowed

Chapter 3 — Arithmetic for Computers — RST(c)NTHU

44

eal Stuff: Floating Point in the xt

Streaming SIMD Extension 2 (SSE2)

- Adds 4 × 128-bit registers
 - Extended to 8 registers in AMD64/EM64T
- Can be used for multiple FP operands
 - 2 × 64-bit double precision
 - 4 × 32-bit double precision
 - Instructions operate on them simultaneously
 - Single-Instruction Multiple-Data

Chapter 3 — Arithmetic for Computers — RST(c)NTHI

45

Matrix Multiply

Unoptimized code:

```
1. void dgemm (int n, double* A, double* B, double* C)
2. {
3. for (int i = 0; i < n; ++i)
4. for (int j = 0; j < n; ++j)
5. {
6. double cij = C[i+j*n]; /* cij = C[i][j] */
7. for(int k = 0; k < n; k++)
8. cij += A[i+k*n] * B[k+j*n]; /* cij += A[i][k]*B[k][j] */
9. C[i+j*n] = cij; /* C[i][j] = cij */
10. }
11. }</pre>
```

Matrix Multiply

x86 assembly code:

```
vmovsd (%r10),%xmm0 # Load 1 element of C into %xmm0
2. mov %rsi,%rcx
                      # register %rcx = %rsi
3. xor %eax, %eax
                    # register %eax = 0
4. vmovsd (%rcx), %xmm1 # Load 1 element of B into %xmm1
6. vmulsd (%r8,%rax,8),%xmm1,%xmm1 # Multiply %xmm1,
element of A
7. add $0x1,%rax
                    # register %rax = %rax + 1
8. cmp %eax, %edi
                    # compare %eax to %edi
9. vaddsd %xmm1,%xmm0,%xmm0 # Add %xmm1, %xmm0
10. jg 30 <dgemm+0x30> # jump if %eax > %edi
11. add $0x1,%r11d
                      # register %r11 = %r11 + 1
12. vmovsd %xmm0,(%r10) # Store %xmm0 into C element
```

Matrix Multiply Optimized C code:

Matrix Multiply

Optimized x86 assembly code:

```
1. vmovapd (%r11),%ymm0  # Load 4 elements of C into %ymm0
2. mov %rbx,%rcx  # register %rcx = %rbx
3. xor %eax,%eax  # register %eax = 0
4. vbroadcastsd (%rax,%r8,1),%ymm1 # Make 4 copies of B element
5. add $0x8,%rax  # register %rax = %rax + 8
6. vmulpd (%rcx),%ymm1,%ymm1 # Parallel mul %ymm1,4 A elements
7. add %r9,%rcx  # register %rcx = %rcx + %r9
8. cmp %r10,%rax  # compare %r10 to %rax
9. vaddpd %ymm1,%ymm0,%ymm0  # Parallel add %ymm1, %ymm0
10. jne 50 <dgemm+0x50>  # jump if not %r10 != %rax
11. add $0x1,%esi  # register % esi = % esi + 1
12. vmovapd %ymm0,(%r11)  # Store %ymm0 into 4 C elements
```

Right Shift and Division

- Left shift by i places multiplies an integer by 2ⁱ
- Right shift divides by 2ⁱ?
 - Only for unsigned integers
- For signed integers
 - Arithmetic right shift: replicate the sign bit
 - ∘ e.g., –5 / 4

 - Rounds toward -∞

Chapter 3 — Arithmetic for Computers — RST(c)NTHU

Associativity

- Parallel programs may interleave operations in unexpected orders
 - · Assumptions of associativity may fail

		(x+y)+z	x+(y+z)
Х	-1.50E+38		-1.50E+38
У	1.50E+38	0.00E+00	
Z	1.0	1.0	1.50E+38
		1.00E+00	0.00E+00

 Need to validate parallel programs under varying degrees of parallelism

Chapter 3 — Arithmetic for Computers — RST(c)NTHU

e a

Who Cares About FP Accuracy?

- Important for scientific code
 - But for everyday consumer use?
 - "My bank balance is out by 0.0002¢!" ⊗
- The Intel Pentium FDIV bug
 - The market expects accuracy
 - See Colwell, The Pentium Chronicles

Chapter 3 — Arithmetic for Computers — RST(c)NTHU

52

3.8 Parallelism and Computer Arithme

viotivity

Concluding Remarks 1/2

- Bits have no inherent meaning
 - Interpretation depends on the instructions applied
- Computer representations of numbers
 - Finite range and precision
 - $^{\circ}$ Need to account for this in programs

Concluding Remarks 2/2

- ISAs support arithmetic
 - Signed and unsigned integers
 - Floating-point approximation to reals
- Bounded range and precision
 - Operations can overflow and underflow
- MIPS ISA
 - Core instructions: 54 most frequently used
 - 100% of SPECINT, 97% of SPECFP
 - Other instructions: less frequent

Chapter 3 — Arithmetic for Computers — RST(c)NTHU