





**1) Flowchart**



1. **Project Description**
2. **Cache**
   1. Implement through class,
   2. With following content :
      1. Array of inner class **Cache\_Unit**, each include :
         1. Valid, MRU, tag, Data
      2. total\_size : total size of the cache,
      3. block\_size : size of each block,
      4. n\_way : #-way-associative ,
      5. set\_num : the number of sets in the cache,
      6. miss, hit : the total hit and miss of the cache,
   3. find() :
      1. The function will find out which block the desired data was stored, or return -1 if miss,
      2. Two parameters: physical address and a Boolean to verify whether should set MRU or not,
      3. Calculate index and tag of the physical address, and search through every blocks of that set to know if there’s a valid block that tag is matched,
      4. Set the MRU to 1 if block is found and valid, and check if need to reset MRU of the set,
   4. replace()
      1. The function will store the data into the cache according to its physical address,
      2. Two parameters: physical address and the data,
      3. Calculate index and tag of the physical address
      4. Search through every blocks of the set, replace the first invalid block if exist, otherwise replace the one which MRU is 0
      5. Set the MRU of the block to 1, and check if need to reset MRU of the set;
3. **TLB**
   1. Implement through class,
   2. Contain following content :
      1. Array of inner class **TLB\_Unit**
         1. valid,
         2. tag : the virtual page number that the unit represent,
         3. LRU : last used cycle,
         4. ppn : physical page number of the unit
      2. size : number of entries of TLB
      3. page\_size : the size of each page
      4. hit, miss : the total hit and miss of the TLB,
   3. find()
      1. The function will find the physical page number of the virtual page number, or return -1 if miss,
      2. Two parameters: virtual page number and current cycle,
      3. Search through every block of TLB to know if there’s a valid block that tag matches the virtual page number,
      4. Set the LRU to the cycle if found,
   4. replace():
      1. The function will find the physical page number of the virtual page number,
      2. Three parameters: virtual page number, relative physical page number and current cycle,
      3. Search through all unit of TLB to , replace the invalid one if exist, or replace the one with least LRU (haven’t been use for the longest cycle)
      4. Set the LRU to the cycle number;
4. **Memory**
   1. Implement through an array of data and an array recoding LRU,
   2. The physical address is the index that the data store in array,
   3. LRU array store the last-used cycle of each physical page,
   4. When coping data from disk, copy to the first empty entry, or store to least LRU entry;
5. **Page Table**
   1. Implement through an array storing physical page number and an array for valid,
   2. The size of page table is the total page that disk have (1024/page size),
   3. The index of each entry representing each virtual page number, the content of each entry is it’s physical page number ,
   4. If a virtual page is store in memory, the valid of the entry is true,
6. Detail of reading instruction or data
   1. find out TLB hit or miss by function find() of TLB,
   2. find out cache hit or miss by function find() of cache,
   3. access memory and replace to cache by function replace() of cache,
   4. replace TLB by function replace() of TLB,
   5. disk swap :
      1. find out which physical page that the desire data should be put in ( the least LRU entry of memory),
      2. set the physical page that will be replace in page table, TLB and cache to invalid (by using find() to look up all blocks of that page),
      3. Copy the whole page from disk to the physical page of the memory,
   6. Get the word in the block by offset and return it
   7. Pack this whole process into a function, and replace the original way to access data or instruction in project 1;
7. Detail of writing data
   1. The flow and most mechanism is same as reading data,
   2. But change parts that are accessing data to storing data, will directly write through memory and cache only when cache miss
   3. Pack this whole process into a function, and replace the original way to store data in project 1;
8. All other mechanism and instruction implement remains the same as   
   project 1, only error detect been deleted.
9. **Test case Design**
10. dimage.bin
    * 1. random create values;
11. iimage.bin
12. since the project is all about accessing data and instructions, only use instructions are relative to,
13. make sure have test all lw, lh, and lb with varies of address
14. to avoid data misaligned, use $zero as base so I can simply control which address that instruction will access for lw and lh
15. put some branches so that instruction page table must swap pages
16. Use the same function that I use to read inputs in simulator to transfer my iimage.bin and dimage.bin to small-endian.