

List of tables

Table 1.	STM32F4xx register boundary addresses	64
Table 2.	Boot modes	69
Table 3.	Memory mapping vs. Boot mode/physical remap in STM32F405xx/07xx and STM32F415xx/17xx	71
Table 4.	Memory mapping vs. Boot mode/physical remap in STM32F42xxx and STM32F43xxx	71
Table 5.	Flash module organization (STM32F40x and STM32F41x)	75
Table 6.	Flash module - 2 Mbyte dual bank organization (STM32F42xxx and STM32F43xxx)	77
Table 7.	1 Mbyte flash memory single bank vs dual bank organization (STM32F42xxx and STM32F43xxx)	78
Table 8.	1 Mbyte single bank flash memory organization (STM32F42xxx and STM32F43xxx)	78
Table 9.	1 Mbyte dual bank flash memory organization (STM32F42xxx and STM32F43xxx)	79
Table 10.	512 Kbyte single bank flash memory organization (STM32F42xxx and STM32F43xxx)	80
Table 11.	Number of wait states according to CPU clock (HCLK) frequency (STM32F405xx/07xx and STM32F415xx/17xx)	81
Table 12.	Number of wait states according to CPU clock (HCLK) frequency (STM32F42xxx and STM32F43xxx)	81
Table 13.	Maximum program/erase parallelism	85
Table 14.	Flash interrupt request	88
Table 15.	Option byte organization	88
Table 16.	Description of the option bytes (STM32F405xx/07xx and STM32F415xx/17xx)	89
Table 17.	Description of the option bytes (STM32F42xxx and STM32F43xxx)	90
Table 18.	Access versus read protection level	94
Table 19.	OTP area organization	97
Table 20.	Flash register map and reset values (STM32F405xx/07xx and STM32F415xx/17xx)	111
Table 21.	Flash register map and reset values (STM32F42xxx and STM32F43xxx)	111
Table 22.	CRC calculation unit register map and reset values	115
Table 23.	Voltage regulator configuration mode versus device operating mode	122
Table 24.	Low-power mode summary	128
Table 25.	Sleep-now entry and exit	129
Table 26.	Sleep-on-exit entry and exit	130
Table 27.	Stop operating modes (STM32F405xx/07xx and STM32F415xx/17xx)	131
Table 28.	Stop mode entry and exit (for STM32F405xx/07xx and STM32F415xx/17xx)	132
Table 29.	Stop operating modes (STM32F42xxx and STM32F43xxx)	134
Table 30.	Stop mode entry and exit (STM32F42xxx and STM32F43xxx)	136
Table 31.	Standby mode entry and exit	137
Table 32.	PWR - register map and reset values for STM32F405xx/07xx and STM32F415xx/17xx	150
Table 33.	PWR - register map and reset values for STM32F42xxx and STM32F43xxx	150
Table 34.	RCC register map and reset values for STM32F42xxx and STM32F43xxx	211
Table 35.	RCC register map and reset values	266
Table 36.	Port bit configuration table	270
Table 37.	Flexible SWJ-DP pin assignment	273

Table 38.	RTC_AF1 pin	281
Table 39.	RTC_AF2 pin	282
Table 40.	GPIO register map and reset values	289
Table 41.	SYSCFG register map and reset values (STM32F405xx/07xx and STM32F415xx/17xx)	296
Table 42.	SYSCFG register map and reset values (STM32F42xxx and STM32F43xxx)	303
Table 43.	DMA1 request mapping	309
Table 44.	DMA2 request mapping	310
Table 45.	Source and destination address	311
Table 46.	Source and destination address registers in Double buffer mode (DBM=1)	316
Table 47.	Packing/unpacking & endian behavior (bit PINC = MINC = 1)	317
Table 48.	Restriction on NDT versus PSIZE and MSIZE	318
Table 49.	FIFO threshold configurations	320
Table 50.	Possible DMA configurations	324
Table 51.	DMA interrupt requests	326
Table 52.	DMA register map and reset values	337
Table 53.	Supported color mode in input	344
Table 54.	Data order in memory	345
Table 55.	Alpha mode configuration	346
Table 56.	Supported CLUT color mode	347
Table 57.	CLUT data order in memory	347
Table 58.	Supported color mode in output	348
Table 59.	Data order in memory	348
Table 60.	DMA2D interrupt requests	353
Table 61.	DMA2D register map and reset values	371
Table 62.	Vector table for STM32F405xx/07xx and STM32F415xx/17xx	374
Table 63.	Vector table for STM32F42xxx and STM32F43xxx	377
Table 64.	External interrupt/event controller register map and reset values	389
Table 65.	ADC pins	392
Table 66.	Analog watchdog channel selection	395
Table 67.	Configuring the trigger polarity	399
Table 68.	External trigger for regular channels	400
Table 69.	External trigger for injected channels	401
Table 70.	ADC interrupts	416
Table 71.	ADC global register map	432
Table 72.	ADC register map and reset values for each ADC	433
Table 73.	ADC register map and reset values (common ADC registers)	434
Table 74.	DAC pins	436
Table 75.	External triggers	439
Table 76.	DAC register map	455
Table 77.	DCMI pins	457
Table 78.	DCMI signals	459
Table 79.	Positioning of captured data bytes in 32-bit words (8-bit width)	460
Table 80.	Positioning of captured data bytes in 32-bit words (10-bit width)	460
Table 81.	Positioning of captured data bytes in 32-bit words (12-bit width)	461
Table 82.	Positioning of captured data bytes in 32-bit words (14-bit width)	461
Table 83.	Data storage in monochrome progressive video format	468
Table 84.	Data storage in RGB progressive video format	468
Table 85.	Data storage in YCbCr progressive video format	469
Table 86.	DCMI interrupts	469
Table 87.	DCMI register map and reset values	478
Table 88.	LTDC registers versus clock domain	482

Table 89.	LCD-TFT pins and signal interface	483
Table 90.	Pixel Data mapping versus Color Format	487
Table 91.	LTDC interrupt requests	491
Table 92.	LTDC register map and reset values	512
Table 93.	Counting direction versus encoder signals	552
Table 94.	TIMx Internal trigger connection	565
Table 95.	Output control bits for complementary OCx and OCxN channels with break feature.	576
Table 96.	TIM1 and TIM8 register map and reset values	584
Table 97.	Counting direction versus encoder signals	613
Table 98.	TIMx internal trigger connection	628
Table 99.	Output control bit for standard OCx channels.	637
Table 100.	TIM2 to TIM5 register map and reset values	644
Table 101.	TIMx internal trigger connection	670
Table 102.	Output control bit for standard OCx channels.	678
Table 103.	TIM9/12 register map and reset values	680
Table 104.	Output control bit for standard OCx channels.	687
Table 105.	TIM10/11/13/14 register map and reset values	690
Table 106.	TIM6 and TIM7 register map and reset values	703
Table 107.	Min/max IWDG timeout period (in ms) at 32 kHz (LSI).	705
Table 108.	IWDG register map and reset values	708
Table 109.	Minimum and maximum timeout values at 30 MHz (f_{PCLK1}).	712
Table 110.	WWDG register map and reset values	715
Table 111.	Number of cycles required to process each 128-bit block (STM32F415/417xx).	716
Table 112.	Number of cycles required to process each 128-bit block (STM32F43xxx)	716
Table 113.	Data types.	736
Table 114.	CRYP register map and reset values for STM32F415/417xx.	759
Table 115.	CRYP register map and reset values for STM32F43xxx	760
Table 116.	RNG register map and reset map.	767
Table 117.	HASH register map and reset values on STM32F415/417xx.	791
Table 118.	HASH register map and reset values on STM32F43xxx	792
Table 119.	Effect of low-power modes on RTC	810
Table 120.	Interrupt control bits	811
Table 121.	RTC register map and reset values	832
Table 122.	Maximum DNF[3:0] value to be compliant with Thd:dat(max)	847
Table 123.	SMBus vs. I2C	849
Table 124.	I2C Interrupt requests	853
Table 125.	I2C register map and reset values	867
Table 126.	SPI interrupt requests	893
Table 127.	Audio frequency precision (for PLLM VCO = 1 MHz or 2 MHz)	904
Table 128.	I ² S interrupt requests	910
Table 129.	SPI register map and reset values	920
Table 130.	Example of possible audio frequency sampling range	931
Table 131.	Interrupt sources.	943
Table 132.	SAI register map and reset values	958
Table 133.	Noise detection from sampled data	972
Table 134.	Error calculation for programmed baud rates at $f_{PCLK} = 8$ MHz or $f_{PCLK} = 12$ MHz, oversampling by 16.	975
Table 135.	Error calculation for programmed baud rates at $f_{PCLK} = 8$ MHz or $f_{PCLK} = 12$ MHz, oversampling by 8.	976

Table 136.	Error calculation for programmed baud rates at $f_{PCLK} = 16$ MHz or $f_{PCLK} = 24$ MHz, oversampling by 16.	976
Table 137.	Error calculation for programmed baud rates at $f_{PCLK} = 16$ MHz or $f_{PCLK} = 24$ MHz, oversampling by 8.	977
Table 138.	Error calculation for programmed baud rates at $f_{PCLK} = 8$ MHz or $f_{PCLK} = 16$ MHz, oversampling by 16.	978
Table 139.	Error calculation for programmed baud rates at $f_{PCLK} = 8$ MHz or $f_{PCLK} = 16$ MHz, oversampling by 8.	978
Table 140.	Error calculation for programmed baud rates at $f_{PCLK} = 30$ MHz or $f_{PCLK} = 60$ MHz, oversampling by 16.	979
Table 141.	Error calculation for programmed baud rates at $f_{PCLK} = 30$ MHz or $f_{PCLK} = 60$ MHz, oversampling by 8.	980
Table 142.	Error calculation for programmed baud rates at $f_{PCLK} = 42$ MHz or $f_{PCLK} = 84$ Hz, oversampling by 16.	981
Table 143.	Error calculation for programmed baud rates at $f_{PCLK} = 42$ MHz or $f_{PCLK} = 84$ MHz, oversampling by 8.	982
Table 144.	USART receiver's tolerance when DIV fraction is 0	983
Table 145.	USART receiver tolerance when DIV_Fraction is different from 0	984
Table 146.	Frame formats	986
Table 147.	USART interrupt requests	1001
Table 148.	USART mode configuration	1002
Table 149.	USART register map and reset values	1013
Table 150.	SDIO I/O definitions	1018
Table 151.	Command format	1022
Table 152.	Short response format	1023
Table 153.	Long response format	1023
Table 154.	Command path status flags	1023
Table 155.	Data token format	1026
Table 156.	Transmit FIFO status flags	1027
Table 157.	Receive FIFO status flags	1028
Table 158.	Card status	1038
Table 159.	SD status	1040
Table 160.	Speed class code field	1042
Table 161.	Performance move field	1042
Table 162.	AU_SIZE field	1042
Table 163.	Maximum AU size	1043
Table 164.	Erase size field	1043
Table 165.	Erase timeout field	1043
Table 166.	Erase offset field	1044
Table 167.	Block-oriented write commands	1046
Table 168.	Block-oriented write protection commands	1047
Table 169.	Erase commands	1047
Table 170.	I/O mode commands	1047
Table 171.	Lock card	1048
Table 172.	Application-specific commands	1048
Table 173.	R1 response	1049
Table 174.	R2 response	1049
Table 175.	R3 response	1050
Table 176.	R4 response	1050
Table 177.	R4b response	1050
Table 178.	R5 response	1051
Table 179.	R6 response	1051

Table 180.	Response type and SDIO_RESPx registers	1058
Table 181.	SDIO register map	1068
Table 182.	Transmit mailbox mapping	1084
Table 183.	Receive mailbox mapping	1084
Table 184.	bxCAN register map and reset values	1109
Table 185.	Alternate function mapping	1116
Table 186.	Management frame format	1118
Table 187.	Clock range	1120
Table 188.	TX interface signal encoding	1121
Table 189.	RX interface signal encoding	1122
Table 190.	Frame statuses	1137
Table 191.	Destination address filtering	1143
Table 192.	Source address filtering	1144
Table 193.	Receive descriptor 0 - encoding for bits 7, 5 and 0 (normal descriptor format only, EDFE=0)	1174
Table 194.	Time stamp snapshot dependency on registers bits	1206
Table 195.	Ethernet register map and reset values	1224
Table 196.	OTG_FS input/output pins	1231
Table 197.	Compatibility of STM32 low power modes with the OTG	1244
Table 198.	Core global control and status registers (CSRs)	1254
Table 199.	Host-mode control and status registers (CSRs)	1255
Table 200.	Device-mode control and status registers	1256
Table 201.	Data FIFO (DFIFO) access register map	1257
Table 202.	Power and clock gating control and status registers	1258
Table 203.	TRDT values	1264
Table 204.	Minimum duration for soft disconnect	1292
Table 205.	OTG_FS register map and reset values	1314
Table 206.	OTG_HS input/output pins	1372
Table 207.	Compatibility of STM32 low power modes with the OTG	1385
Table 208.	Core global control and status registers (CSRs)	1391
Table 209.	Host-mode control and status registers (CSRs)	1392
Table 210.	Device-mode control and status registers	1393
Table 211.	Data FIFO (DFIFO) access register map	1395
Table 212.	Power and clock gating control and status registers	1395
Table 213.	TRDT values	1402
Table 214.	Minimum duration for soft disconnect	1434
Table 215.	OTG_HS register map and reset values	1460
Table 216.	NOR/PSRAM bank selection	1536
Table 217.	External memory address	1536
Table 218.	Memory mapping and timing registers	1536
Table 219.	NAND bank selections	1537
Table 220.	Programmable NOR/PSRAM access parameters	1538
Table 221.	Nonmultiplexed I/O NOR flash	1538
Table 222.	Multiplexed I/O NOR flash	1539
Table 223.	Nonmultiplexed I/Os PSRAM/SRAM	1539
Table 224.	Multiplexed I/O PSRAM	1540
Table 225.	NOR flash/PSRAM controller: example of supported memories and transactions	1540
Table 226.	FSMC_BCRx bit fields	1543
Table 227.	FSMC_BTRx bit fields	1544
Table 228.	FSMC_BCRx bit fields	1545
Table 229.	FSMC_BTRx bit fields	1546
Table 230.	FSMC_BWTRx bit fields	1546

Table 231.	FSMC_BCRx bit fields	1548
Table 232.	FSMC_BTRx bit fields	1549
Table 233.	FSMC_BWTRx bit fields	1549
Table 234.	FSMC_BCRx bit fields	1551
Table 235.	FSMC_BTRx bit fields	1551
Table 236.	FSMC_BWTRx bit fields	1552
Table 237.	FSMC_BCRx bit fields	1553
Table 238.	FSMC_BTRx bit fields	1554
Table 239.	FSMC_BWTRx bit fields	1554
Table 240.	FSMC_BCRx bit fields	1556
Table 241.	FSMC_BTRx bit fields	1556
Table 242.	FSMC_BCRx bit fields	1561
Table 243.	FSMC_BTRx bit fields	1562
Table 244.	FSMC_BCRx bit fields	1563
Table 245.	FSMC_BTRx bit fields	1564
Table 246.	Programmable NAND/PC Card access parameters	1573
Table 247.	8-bit NAND flash	1573
Table 248.	16-bit NAND flash	1574
Table 249.	16-bit PC Card	1574
Table 250.	Supported memories and transactions	1575
Table 251.	16-bit PC-Card signals and access type	1580
Table 252.	ECC result relevant bits	1587
Table 253.	FSMC register map	1588
Table 254.	NOR/PSRAM bank selection	1595
Table 255.	NOR/PSRAM External memory address	1596
Table 256.	NAND/PC Card memory mapping and timing registers	1596
Table 257.	NAND bank selection	1597
Table 258.	SDRAM bank selection	1597
Table 259.	SDRAM address mapping	1597
Table 260.	SDRAM address mapping with 8-bit data bus width	1598
Table 261.	SDRAM address mapping with 16-bit data bus width	1599
Table 262.	SDRAM address mapping with 32-bit data bus width	1599
Table 263.	Programmable NOR/PSRAM access parameters	1601
Table 264.	Non-multiplexed I/O NOR Flash memory	1602
Table 265.	16-bit multiplexed I/O NOR Flash memory	1602
Table 266.	Non-multiplexed I/Os PSRAM/SRAM	1602
Table 267.	16-Bit multiplexed I/O PSRAM	1603
Table 268.	NOR Flash/PSRAM: Example of supported memories and transactions	1604
Table 269.	FMC_BCRx bit fields	1607
Table 270.	FMC_BTRx bit fields	1607
Table 271.	FMC_BCRx bit fields	1609
Table 272.	FMC_BTRx bit fields	1610
Table 273.	FMC_BWTRx bit fields	1610
Table 274.	FMC_BCRx bit fields	1612
Table 275.	FMC_BTRx bit fields	1613
Table 276.	FMC_BWTRx bit fields	1613
Table 277.	FMC_BCRx bit fields	1615
Table 278.	FMC_BTRx bit fields	1615
Table 279.	FMC_BWTRx bit fields	1616
Table 280.	FMC_BCRx bit fields	1617
Table 281.	FMC_BTRx bit fields	1618
Table 282.	FMC_BWTRx bit fields	1618

Table 283.	FMC_BCRx bit fields	1620
Table 284.	FMC_BTRx bit fields	1620
Table 285.	FMC_BCRx bit fields	1625
Table 286.	FMC_BTRx bit fields	1625
Table 287.	FMC_BCRx bit fields	1626
Table 288.	FMC_BTRx bit fields	1627
Table 289.	Programmable NAND Flash/PC Card access parameters	1636
Table 290.	8-bit NAND Flash	1636
Table 291.	16-bit NAND Flash	1637
Table 292.	16-bit PC Card	1637
Table 293.	Supported memories and transactions	1638
Table 294.	16-bit PC-Card signals and access type	1643
Table 295.	ECC result relevant bits	1650
Table 296.	SDRAM signals	1651
Table 297.	FMC register map	1668
Table 298.	SWJ debug port pins	1674
Table 299.	Flexible SWJ-DP pin assignment	1674
Table 300.	JTAG debug port data registers	1678
Table 301.	32-bit debug port registers addressed through the shifted value A[3:2]	1679
Table 302.	Packet request (8-bits)	1680
Table 303.	ACK response (3 bits)	1681
Table 304.	DATA transfer (33 bits)	1681
Table 305.	SW-DP registers	1682
Table 306.	Cortex [®] -M4 with FPU AHB-AP registers	1683
Table 307.	Core debug registers	1684
Table 308.	Main ITM registers	1687
Table 309.	Main ETM registers	1689
Table 310.	Asynchronous TRACE pin assignment	1695
Table 311.	Synchronous TRACE pin assignment	1695
Table 312.	Flexible TRACE pin assignment	1696
Table 313.	Important TPIU registers	1698
Table 314.	DBG register map and reset values	1700
Table 315.	Document revision history	1704